

The Karbon-CXP

Hardware Reference Manual

BitFlow, Inc.
400 West Cummings Park, Suite 5050
Woburn, MA 01801
USA
Tel: 781-932-2900
Fax: 781-933-9965
Email: support@bitflow.com
Web: www.bitflow.com
Revision A.0

© 2013 BitFlow, Inc. All Rights Reserved.

This document, in whole or in part, may not be copied, photocopied, reproduced, translated or reduced to any other electronic medium or machine readable form without the prior written consent of BitFlow, Inc.

BitFlow, Inc. makes no implicit warranty for the use of its products and assumes no responsibility for any errors that may appear in this document, nor does it make a commitment to update the information contained herein.

BitFlow, Inc. retains the right to make changes to these specifications at any time without notice.

All trademarks are properties of their respective holders.

Revision History:

Revision	Date	Comments
A.0	2013-01-21	First Printing

Table of Contents

P - Preface

Purpose	KCXP-P-1
Support Services	KCXP-P-1
Technical Support	KCXP-P-1
Sales Support	KCXP-P-1
Conventions	KCXP-P-2

1 - General Description and Architecture

The Karbon-CXP family	KCXP-1-1
CoaXPress	KCXP-1-1
Virtual vs. Hardware	KCXP-1-1
The Virtual Frame Grabber (VFG)	KCXP-1-2
Karbon Configuration Spaces	KCXP-1-2
Firmware, Camera Files and Downloads	KCXP-1-4
General Description	KCXP-1-5
Video Data	KCXP-1-6
Command and Control Packets	KCXP-1-6
CXP I/O	KCXP-1-6
Up Link	KCXP-1-6
Karbon-CXP I/O system	KCXP-1-7
Signal Generators	KCXP-1-7
Scatter Gather DMA	KCXP-1-7
CoaXPress Power	KCXP-1-7
The Routing of CXP Links to VFGs	KCXP-1-8
The Karbon-CXP Models	KCXP-1-9

2 - Karbon-CXP I/O System

Introduction	KCXP-2-1
Concepts	KCXP-2-1
I/O Between Virtual Frame Grabbers	KCXP-2-1
Overview of the Karbon-CXP I/O System Routing	KCXP-2-2
Input Selection	KCXP-2-3
Internal Signals	KCXP-2-4
Output Signal Selection	KCXP-2-5
Output Signal Routing	KCXP-2-6
I/O Box Output Signal Routing	KCXP-2-7

3 - Acquisition and Camera Control

Introduction	KCXP-3-1
--------------	----------

- BitFlow's Flow-Thru Architecture KCXP-3-2
- Camera Specific Firmware for Camera Link Models (CL Models Only) KCXP-3-7
- Generation of Acquisition Windows KCXP-3-9
 - The Horizontal Active Window, HAW KCXP-3-9
 - The Vertical Active Window, VAW KCXP-3-10
- The Control Tables (CTABs) KCXP-3-12
 - Vertical Control Table KCXP-3-12
 - The VCTAB Functions KCXP-3-13
 - Vertical Control Table Size KCXP-3-15
 - Horizontal Control Table KCXP-3-15
 - The HCTAB Functions KCXP-3-17
 - Horizontal Control Table Size KCXP-3-20
- Synchronizing Acquisition, Camera, CTABs and External Signals KCXP-3-21
 - Vertical Operations and Events KCXP-3-21
 - Horizontal Operations and Events KCXP-3-25
- Acquisition Command and Status KCXP-3-29
 - The Acquisition Bitfields KCXP-3-29
- Trigger Processing (CL Models Only) KCXP-3-34
- Encoder Processing (CL Models Only) KCXP-3-35
- The On-Board Signal Generator KCXP-3-36

4 - New Timing Generator

- Introduction KCXP-4-1
- Components and Control KCXP-4-2
 - Periods and Frequencies KCXP-4-2
 - Waveform polarity KCXP-4-3
 - Triggering KCXP-4-3
 - Output Signals KCXP-4-3
 - Master/Slave Control KCXP-4-3
- Timing KCXP-4-4
- NTG Control Registers KCXP-4-5

5 - Quadrature Encoder

- Introduction KCXP-5-1
 - Simple Encoder Mode KCXP-5-1
 - Positive or Negative Only Acquisition KCXP-5-1
 - Interval Mode KCXP-5-2
 - Re-Acquisition Prevention KCXP-5-2
 - Scan Step Mode KCXP-5-2
 - Combining Modes KCXP-5-2
 - Control Registers KCXP-5-2
 - Observability KCXP-5-3
 - Electrical Connections KCXP-5-3
- Understanding Stage Movement vs. Quadrature Encoder Modes KCXP-5-4
- CON15 Register KCXP-5-6
- CON16 Register KCXP-5-10

CON22 Register KCXP-5-12
CON51 Register KCXP-5-14

6 - Encoder Divider

Introduction KCXP-6-1
Encoder Divider Details KCXP-6-2
 Formula KCXP-6-2
 Example KCXP-6-2
 Restrictions KCXP-6-2
 PLL Locking KCXP-6-3
 Handling Encoder Slow Down or Stopping KCXP-6-3
Encoder Divider Control Registers KCXP-6-4

7 - System Status

Introduction KCXP-7-1
FACTIVE, FCOUNT KCXP-7-2
PCOUNT, LCOUNT, FENCOUNT KCXP-7-3
RD_TRIG_DIFF/TTL/OPTO, RD_ENC_DIFF/TTL/OPTO KCXP-7-4
TRIG_QUALIFIED KCXP-7-5
VCOUNT, HCOUNT, LINES_TOGO KCXP-7-6
FIFO_EQ KCXP-7-7
DEST_ADD KCXP-7-8

8 - Register and Memory Mapping

Introduction KCXP-8-1
Memory Types KCXP-8-2
 Registers KCXP-8-2
 UART KCXP-8-2
 DPM KCXP-8-2
 CTABs KCXP-8-2
Memory Map KCXP-8-3
Downloading Firmware KCXP-8-5
PCI Configuration Space and Model/Revision Information KCXP-8-6

9 - Camera Control Registers

Introduction KCXP-9-1
Bitfield definitions KCXP-9-2
 Example Bitfield Definition KCXP-9-2
 Bitfield Definition Explanation. KCXP-9-2
CON0 Register KCXP-9-4
CON1 Register KCXP-9-8
CON2 Register KCXP-9-15

CON3 Register	KCXP-9-21
CON4 Register	KCXP-9-24
CON5 Register	KCXP-9-31
CON6 Register	KCXP-9-37
CON7 Register	KCXP-9-39
CON8 Register	KCXP-9-42
CON9 Register	KCXP-9-48
CON10 Register	KCXP-9-52
CON11 Register	KCXP-9-56
CON12 Register	KCXP-9-58
CON13 Register	KCXP-9-60
CON14 Register	KCXP-9-62
CON15 Register	KCXP-9-66
CON16 Register	KCXP-9-70
CON17 Register	KCXP-9-73
CON18 Register	KCXP-9-75
CON19 Register	KCXP-9-77
CON20 Register	KCXP-9-79
CON21 Register (Bayer Version)	KCXP-9-82
CON22 Register	KCXP-9-85
CON23 Register	KCXP-9-87
CON24 Register	KCXP-9-89
CON25 Register	KCXP-9-93
CON26 Register	KCXP-9-95
CON27 Register	KCXP-9-97
CON36 Register	KCXP-9-99
CON37 Register	KCXP-9-101
CON38 Register	KCXP-9-103
CON40 Register	KCXP-9-106
CON41 Register	KCXP-9-108
CON42 Register	KCXP-9-110
CON43 Register	KCXP-9-116
CON44 Register	KCXP-9-118
CON51 Register	KCXP-9-120

10 - Karbon-CXP I/O System Registers

Introduction	KCXP-10-1
CON60	KCXP-10-2
CON61	KCXP-10-4
CON62	KCXP-10-6
CON63	KCXP-10-10
CON64	KCXP-10-15

11 - CXP Subsystem Registers

Introduction	KCXP-11-1
CON104	KCXP-11-2

CON105	KCXP-11-5
CON106	KCXP-11-7
CON107	KCXP-11-9
CON108	KCXP-11-11
CON109	KCXP-11-13
CON110	KCXP-11-15
CON111	KCXP-11-17
CON115	KCXP-11-19
CON116	KCXP-11-21
CON117	KCXP-11-25
CON118	KCXP-11-28
CON120	KCXP-11-31
CON121	KCXP-11-33
CON122	KCXP-11-35
CON123	KCXP-11-37
CON126	KCXP-11-39
CON127	KCXP-11-41
CON128	KCXP-11-43
CON131	KCXP-11-45
CON136	KCXP-11-47
CON137	KCXP-11-50
CON138	KCXP-11-52
CON139	KCXP-11-54
CON140	KCXP-11-56
CON141	KCXP-11-58
CON142	KCXP-11-60
CON143	KCXP-11-62
CON147	KCXP-11-64
CON148	KCXP-11-66
CON149	KCXP-11-69
CON150	KCXP-11-72
CON152	KCXP-11-75
CON153	KCXP-11-77
CON154	KCXP-11-79
CON155	KCXP-11-81
CON158	KCXP-11-83
CON159	KCXP-11-85
CON160	KCXP-11-87
CON163	KCXP-11-89
CON168	KCXP-11-91
CON169	KCXP-11-94
CON170	KCXP-11-96
CON171	KCXP-11-98
CON172	KCXP-11-100
CON173	KCXP-11-102
CON174	KCXP-11-104
CON175	KCXP-11-106
CON179	KCXP-11-108
CON180	KCXP-11-110
CON181	KCXP-11-113

CON182 KCXP-11-116
CON184 KCXP-11-119
CON185 KCXP-11-121
CON186 KCXP-11-123
CON187 KCXP-11-125
CON190 KCXP-11-127
CON191 KCXP-11-129
CON192 KCXP-11-131
CON195 KCXP-11-133
CON200 KCXP-11-135
CON201 KCXP-11-138
CON202 KCXP-11-140
CON203 KCXP-11-142
CON204 KCXP-11-144
CON205 KCXP-11-146
CON206 KCXP-11-148
CON207 KCXP-11-150
CON211 KCXP-11-152
CON212 KCXP-11-154
CON213 KCXP-11-157
CON214 KCXP-11-160
CON216 KCXP-11-163
CON217 KCXP-11-165
CON218 KCXP-11-167
CON219 KCXP-11-169
CON222 KCXP-11-171
CON223 KCXP-11-173
CON224 KCXP-11-175
CON227 KCXP-11-177
CON356 KCXP-11-179
CON357 KCXP-11-181
CON358 KCXP-11-183
CON360 KCXP-11-185
CON361 KCXP-11-187
CON363 KCXP-11-189
CON372 KCXP-11-191

12 - Karbon/Neon/Alta DMA

Introduction KCXP-12-1
CON28 Register KCXP-12-2
CON29 Register KCXP-12-4
CON30 Register KCXP-12-6
CON31 Register KCXP-12-8
CON32 Register KCXP-12-10
CON33 Register KCXP-12-12
CON34 Register KCXP-12-14
CON35 Register KCXP-12-17
Scatter Gather DMA Instructions KCXP-12-19

Destination Address	KCXP-12-20
Size of Transfer	KCXP-12-21
Next Quad Address	KCXP-12-22

13 - Electrical Interfacing

Introduction	KCXP-13-1
Trigger	KCXP-13-2
Trigger Input Types	KCXP-13-2
The Optocoupled Trigger	KCXP-13-2
Encoder	KCXP-13-4
Encoder Input Types	KCXP-13-4
The Optocoupled Encoder	KCXP-13-4
General Purpose Inputs (GPIN)	KCXP-13-6
Introduction	KCXP-13-6
R64 GPIN Configuration	KCXP-13-6
Neon-CL GPIN Configuration	KCXP-13-6
Karbon-CL GPIN Configuration	KCXP-13-6
Karbon-CXP Input Configuration	KCXP-13-7
General Purpose Outputs (GPOUT)	KCXP-13-8
Introduction	KCXP-13-8
GPOUT Source Options (CL Only)	KCXP-13-8
R64 GPOUT Configuration	KCXP-13-8
Neon-CL GPOUT Configuration	KCXP-13-9
Karbon-CL GPOUT Configuration	KCXP-13-9
Karbon-CXP GPOUT Configuration	KCXP-13-10
GPOUT Open Collector Drivers	KCXP-13-10
Camera Link Controls (CCs)	KCXP-13-13

14 - Specifications

Introduction	KCXP-14-1
Maximum Pixels Per Line	KCXP-14-2
Maximum Lines Per Frame	KCXP-14-3

15 - Mechanical

Introduction	KCXP-15-1
The Karbon-CXP Connectors	KCXP-15-3
The CXP Connectors	KCXP-15-3
The I/O Connector	KCXP-15-4
Switches	KCXP-15-5
LEDs	KCXP-15-6
Button	KCXP-15-7
I/O Connector Pinout for the Karbon-CXP	KCXP-15-8

Preface

Chapter P

P.1 Purpose

This Hardware Reference Manual is intended for anyone using the Karbon-CXP frame grabber. The purpose of this manual is two-fold. First, this manual completely describes how the board works. Second, it is a reference manual describing in detail the functionality of all of the board's registers.

P.1.1 Support Services

BitFlow, Inc. provides both sales and technical support for the Karbon family of products.

P.1.2 Technical Support

Our web site is www.bitflow.com.

Technical support is available at 781-932-2900 from 9:00 AM to 6:00 PM Eastern Standard Time, Monday through Friday.

For technical support by email (support@bitflow.com) or by FAX (781-933-9965), please include the following:

- Product name
- Camera type and mode being used
- Software revision number
- Computer CPU type, PCI chipset, bus speed
- Operating system
- Example code (if applicable)

P.1.3 Sales Support

Contact your local BitFlow Sales Representative, Dealer, or Distributor for information about how BitFlow can help you solve your most demanding camera interfacing problems. Refer to the BitFlow, Inc. web site (www.bitflow.com) for a list of North American representatives and worldwide distributors.

P.1.4 Conventions

Table P-1 shows the conventions that are used for numerical notation in this manual.

Table P-1 Base Abbreviations

Base	Designator	Example
Binary	b	1010b
Decimal	None	4223
Hexidecimal	h	12fah

Table P-2 shows the numerical abbreviations that are used in this manual.

Table P-2 Numeric Abbreviations

Abbreviation	Value	Example
K	1024	256K
M	1048576	1M

General Description and Architecture

Chapter 1

1.1 The Karbon-CXP family

The purpose of this chapter is to explain, at a block diagram level, how the Karbon-CXP works, and what different versions are available. There are two main models in the Karbon-CXP family:

KBN-PCE-CXP2, provides two 6.25 Gb/S CXP links

KBN-PCE-CXP4, provides four 3.125 Gb/S CXP links

The differences between the models are explained in more detail in Section 1.5.

1.1.1 CoaXPress

In order to understand how the Karbon-CXP works, it is helpful to understand the basics of CoaXPress. It is beyond the scope of this manual to describe how CoaXPress works, however, more information on the CoaXPress specification is available from www.coaxpress.com.

1.1.2 Virtual vs. Hardware

It's important to understand how this manual works. Some chapters of this manual discuss the Karbon-CXP as a hardware platform (this chapter is a good example). While other chapters discuss the details of the virtual frame grabbers (VFG) that this hardware platform supports. The concept of the virtual frame grabber is described below, but basically the idea is that one hardware platform can support more than one device. In the case of the Karbon-CXP, these devices are frame grabbers.

Note that we are not using the word virtual here in the sense of "a software virtualization of a hardware device", these VFGs are real hardware. The reason we using "virtual" is because the term "frame grabber" has more than one meaning. It can mean the piece of hardware that you put in your computer, or it can mean the device that the your software application is controlling and getting images from. For the purposes of this manual, "virtual frame grabber" means the device that your application is interfaces with. While this might sound complicated, the implementation is simple. You plug our Karbon-CXP frame grabber into your PC, and your application interacts with one or more VFGs available. Everything else is taken care of by the BitFlow drivers.

1.1.3 The Virtual Frame Grabber (VFG)

The Karbon family is the first board from BitFlow that supports the concept of the virtual frame grabber (VFG). The idea behind the VFG is to separate the hardware platform (connectors, laminate, FPGAs, etc.) from the frame grabbing functionality that software applications work with. The primary reason behind this separation is that the turn around time for hardware is much longer than the turn around time for modifying virtual frame grabbers. To create a brand new virtual frame grabber, or to modify an existing one, simply requires writing new firmware or updating existing firmware.

The idea of modifying a frame grabber by making changes to its firmware is not new. BitFlow has been doing this since its very first product. However, what is new about the Karbon family, is the fact the entire frame grabber is written in firmware. The only fixed hardware components are the interfaces to the outside world (e.g. the CL chips on the front end). Everything else that makes up the board, camera control, data buffering, DMA engine, etc. is written in firmware. This gives the Karbon platform incredible levels of flexibility and opens the door to unlimited customization.

To understand which models support which modes see Section 1.5. Also to see examples of the different modes, see Section 1.3. However, keep in mind, the Karbon is only limited by your imagination, if you need a mode you don't see, just let us know.

1.1.4 Karbon Configuration Spaces

The Karbon-CXP models support from two to four VFGs. Each VFG has its own configuration space (PCI interface) and will look like a separate device to the operating system. Each VFG will be connected to one or more CXP interface chips. Figure 1-1 shows the block diagram of the for both models. The CXP2 Model has two VFGs and two CXP links, the CXP4 model has four VFGs and four CXP links.




Figure 1-1 KBN-PCE-CXP2 and KBN-PCE-CXP4

1.2 Firmware, Camera Files and Downloads

Note that all the devices present on a Karbon will appear in SysReg as separate Bit-Flow Boards Found. The order that the VFGs appear in SysReg is determined by the operating system and is somewhat arbitrary. However, SysReg lists the connector(s) associated with each VFG, so that a connection can be made between VFG and physical connector on the board.

Recall that, even though Karbon may appear like four frame grabbers, there is only one actual hardware platform. For this reason the firmware of the of the VFGs on one board is linked. On the Karbon-CL, which uses has a separate firmware for each major camera tap format, it was important to make sure the master and slave VFGs were are configured for the same type of camera (i.e. all cameras on one physical board had to be the same type). However, the Karbon-CXP does not need to change firmware. All CXP cameras are supported by the same firmware. These means that there is no longer a need to keep master can slave VFG camera configurations in the same family, all combinations of CXP cameras are supported.

Note: The Karbon-CXP does not need to download different firmware for different camera tap formats. All CXP camera types are supported by the default firmware. This means the Karbon-CXP does not download firmware at power, nor does it switch firmware when the camera configuration file is changes.

1.3 General Description

The Karbon-CXP is a x8 PCI Express board. It can work in any PCI Express slot that it can fit it. Usually this means an x8 or x16 slot. However, some mother boards have x4 slots with x8 connectors. The Karbon-CXP will work in these slots, although performance may be somewhat reduced. The Karbon-CXP is a Gen 1 PCIe device, but it will work in Gen 2 or later PCIe slots.

The Karbon-CXP is extremely flexible. Each VFG can acquire from any of the CXP links on the board (although certain restrictions usually apply). In addition, each VFG can acquire from one or more CXP links. This flexibility means that, for example, the KBN-PCE-CXP2 can be configured as two VFGs, each acquiring from a single link CXP camera, or one VFG acquiring from a dual link CXP camera (in this case, the second VFG would not be used).

Figure 1-2 shows the block diagram of a Karbon-CXP VFG when it is used with a single link camera.




Figure 1-2 Karbon-CXP Single Link Configuration

1.3.1 Video Data

Three types of packets are sent from the camera on the CoaXPress downlink: Video (stream) data, control (command) packets and Trigger/IO packets. Video packets contain video information (pixels). Control packets contain commands and response. The control packets are used to read/write from/to the camera's internal register space. Trigger packets are used to send triggers and IO state change to the host.

Packets containing video data are sent to a stream assembler. The stream assembler builds up lines of video data which are then sent to the acquisition and control logic (see Figure 1-2). From this point on the Karbon-CXP works very similar to all of BitFlow's frame grabbers. The acquisition circuit determines which pixels of which lines of which frames are to be acquired. The correct pixels are then sent to a FIFO, the output of which is read by the DMA engine. The DMA engine then DMA's the data to host memory.

CoaXPress cameras can output video on multiple links simultaneously. There is no correlation between parts of the sensor and CXP links (like there is between sensor taps and Camera Link taps). Any part of any line can be sent on any link in a multi-link camera. The stream assembler must decode the packet headers and assemble raster format lines.

1.3.2 Command and Control Packets

The second type of packet coming from the camera is a control packet. When the board sees a control packet, it unwraps the packet and sends the contents into a control data FIFO. The host then reads and decodes this FIFO. Currently (as of CoaXPress specification 1.0) control packets are synchronous. This means that the camera will only send a control packet in response to a control packet sent from the host. For this reason, software can be fully under control of the control packets sent from the camera. It is not necessary to have an interrupt driven control packet circuit as there is for serial communications in Camera Link. However, this may change with future revision of the CoaXPress specification.

1.3.3 CXP I/O

The third type of packet the Karbon-CXP handles are the trigger and GPIO packets. The camera can send a trigger packet or a GPIO packet at any time. The Karbon-CXP maps the trigger packet into the board's trigger circuitry. It is one possible source for the internal trigger signal. The GPIO packets are routed to the registers RD_CXP_IN bits, which can be read by the host at any time.

1.3.4 Up Link

CoaXPress provides a high speed uplink to control the camera. The uplink is also packet based like the downlink. However, the uplink only supports two types of packets, control and Trigger/GPIO. These packets are similar to the packets in the downlink. For control packets, the BitFlow software builds up the packet in the board's

outgoing control packet FIFO. Once the packet is fully built, a single bit sends the packet to the camera. Trigger and GPIO packets work in a similar manner, the trigger packet is a destination for the board's I/O system, and any number of sources can be routed to the CXP trigger. The GPIO packets are similar in that they can have a few different sources. See Section 2.1 for more information on the GPIO system.

1.3.5 Karbon-CXP I/O system

The Karbon-CXP has a sophisticated I/O system, which is extremely flexible. The system take in many inputs, routes them to a number of internal signals which can be further manipulate, then routes the results to a wide rand of outputs. The I/O system is discuss in more detail in Section ??.

1.3.6 Signal Generators

The Karbon-CXP is similar to Karbon Camera Link models in its ability to generate complicate signals. There are two major signal generators: the NTG, which is free running and can produce a pulse stream in a wide range of frequencies and duty cycles and the Control Tables (CTabs) which are tied to the cameras timing and can produce many different types of signals. See Section 3.5 for more information on the CTab, and Section 4.1 for more information on the NTG.

1.3.7 Scatter Gather DMA

The Karbon-CXP, like all BitFlow frame grabbers, uses a sophisticated scatter-gather DMA engine to move video into host memory. BitFlow DMA engine is able to continuously DMA image into an almost unlimited amount of host buffers without using any CPU cycles. The DMA engine can issue an interrupt every frame, but requires no CPU activity to actually move the images into memory. This leaves the CPU fully available for image processing.

1.3.8 CoaXPress Power

The CoaXPress specification specifies that the frame grabber must be cable of supplying up to 13 W at 24V on each CXP link. The Karbon-CXP conforms to this specification. Some cameras do not require power, so the Karbon-CXP can optionally turn power on or off via its registers. Normally this information is part of the camera configuration file, thus files for cameras that require power are so indicated.

The Karbon-CXP constantly monitors the current on each CXP link, if either over current or under current conditions exist, the power will be turned off. The monitoring system is purely in hardware, so no host computer intervention is required in order to safeguard the power source.

1.4 The Routing of CXP Links to VFGs

What Figure 1-2 above does not show is how the CXP link in this case is routed to the VFG (ie. PCI space and acquisition engine). As hinted at in Figure 1-1, the board has quite a bit of flexibility in this area. Each VFG has its own acquisition and control circuit which can be connected to any of the available CXP link. Figure 1-3 shows the all the theoretical routing possibilities.




Figure 1-3 Karbon-CXP Routing Between CXP Links and VFG

Figure 1-3 may look confusing, but all of the routing details are handle automatically by software, there is no need to worry about programming the routing tables manually in your software. However, it is helpful to understand the underlying structure of the Karbon.

Note: In certain situations, a VFG may have no CXP links routed to it, as they may all be used by other VFGs. In this case, the VFG with no links can not be used for acquisition.

1.5 The Karbon-CXP Models

There are two models in the Karbon-CXP family, the KBN-PCE-CXP2 and KBN-PCE-CXP4. Table 1-1 illustrates the capabilities of each model.

Table 1-1 Karbon-CXP Models

Capability	KBN-PCE-CXP2	KBN-PCE-CXP4
Number of 3.125 Gb/S links supported	2	4
Number of 6.25 Gb/S links supported	2	0
Number of dual link cameras supported	1	2
Number of quad link cameras supported	0	1
Number of Virtual Frame Grabbers supported	2	4
Number of independent trigger inputs	2	4
Number of independent encoder inputs	2	4
Number of PCI configurations (devices)	2	4

Karbon-CXP I/O System

Chapter 2

2.1 Introduction

The Karbon-CXP has a new and highly powerful I/O system. This system provides unprecedented flexibility. The goal of this system is to handle all the I/O needs of any machine vision application connected to the real world in a wide variety of ways. While BitFlow's Camera Link boards have had years of evolution in terms of I/O, the CXP family takes this to the next level. The goal here is flexibility and observability.

2.1.1 Concepts

The basic concept is that the outside world of a machine vision system can have a wide variety of signals, possibly using different electrical standards. The Karbon-CXP user can choose whichever ones best suit their needs. These inputs can then be routed to a wide range of internal destinations. Also, the board can generate its own signals of use in this system.

Once the inputs sources are chosen, they are routed to one of a number of internal signals. These internal signals can then be used to control a wide variety of functions. For example, a function might be to cause the board to acquire a frame.

Finally the internal signals can be routed off the board to a wide number of destinations. These can be used to control something in the outside world. For example, a signal might be routed such that it is fired a strobe light or initiated the start of exposure in a camera.

The state of all of the possible inputs can be observed some software at any time by peek the associated RD_XXX bit.

2.1.2 I/O Between Virtual Frame Grabbers

Because BitFlow's frame grabber can acquire from more than one camera, there has always been a contention between the desire to let each camera be independent, for example, each with its own trigger, and for them to be synchronized, all cameras using one trigger. The new Karbon-CXP I/O system provides for the best of both worlds by fully supporting independent and synchronized trigger using the same flexibility as each individual VFG gets.

What this means is that one of the sources, for example, the trigger for each VFG is the master VFG (i.e. VFG0). Thus whatever signal is triggering VFG0, can also trigger all the other VFGs on the board. Of course, each VFG can choose to use the master VFG's trigger, or choose amongst its own sources. Further, the triggers can be synchronized while the encoders are independent.

2.2 Overview of the Karbon-CXP I/O System Routing

Figure 2-1 below shows a generic version of the Karbon-CXP I/O system routing. For each internal signal (A & B in this case) a source must be chosen. Each internal signal can be used to control one or more internal circuits or can be routed straight to an output signal. For each output signal (X & Y in this case) a source must be chosen. In addition there are internal signal generators that can be chosen as a source for an internal signal or an external signal. Even the internal signal generators can be trigger by an internal signal.

Note: Figure 2-1 is a schematic version of the actual circuit on the Karbon-CXP, it is greatly simplified here to make it easier to understand.




Figure 2-1 Karbon-CXP I/O System Routing

2.3 Input Selection

Figure 2-2 illustrates the I/O System input selection circuitry. As discussed above, each internal signal has its own selector. For each internal signal there are 64 possible sources.

Note: The signals BOX_IN_XXX are available via an external I/O Box, which can be mounted on an external rail system. Contact BitFlow for more information on the I/O Box.

Note: Each VFG has a copy of the circuit shown in Figure 2-2. This is why the outputs do not specify the VFG number (e.g. "VFGx_TRIG_SEL"). However, some inputs do specify the VFG number (e.g. VFG0_TRIG_SEL), which means this input comes explicitly from VFG0.




Figure 2-2 Karbon-CXP I/O System Input Selection

2.4 Internal Signals

There are three internal signals on the Karbon-CXP.

Trigger - normally used a frame trigger, can also be used to initiate acquisition of N frames, or can be use to control the start and end of a frame when used with a line scan camera.

Encoder A - Normally used as a line trigger, to initiate the capture of one line. When using a single phase encoder, this is the signal to use.

Encoder B - Normally used as a line trigger when using a quadrature encoder. The encoder B should be the second phase of the quadrature encoder where Encoder A is the first phase.

Note: The internal signals have names such as "Trigger" and "Encoder" because they are hardwired to certain internal circuits. However, if you are not using them for this functionality, they can be use for any purpose that the routing supports.

Each of the internal signals is hardwired to a number of destinations. Even though a signal might be connected to a circuit, the circuit may not be "listening" to the signal. Each circuit has its own control registers which tell it to use a given signal or not. Figure 2-3 shows all the internal circuits that each internal signal is connected to.




Figure 2-3 Internal Signal Routing

2.5 Output Signal Selection

There are four dynamic output signals, CC1 to CC4, and twelve static output signals, GPOUT0 to GPOUT11. The dynamic signals can be driver by a variety of sources as shown in Figure 2-4. The static signals are control by the values in the registers with the same names, GPOUT0 to GPOUT11.




Figure 2-4 Output Signal Source Selection

2.6 Output Signal Routing

The sixteen output signals are routed to the CXP link, the board's main I/O connector or both. Figure 2-5 illustrates how they are routed.

Note: Each VFG has an instance of the circuit shown below. This means each VFG has its own CC3 and CC4 signals present on the board's main I/O connector.

Note: The signals VFGx_CC1 to VFGx_CC3 can be source from many different signals. Please see Section 2.5 for more information on selecting the source.




Figure 2-5 Output Signal Routing

2.7 I/O Box Output Signal Routing

The I/O Box has 3 banks of 12 outputs. One bank is, TTL, one bank is differential and one bank is opto-isolated. Each bank can be driven either by the 12 on board static signals (GPOUT0 to GPOUT11) or the 12 dynamic signals VFG0_CC1 to VFG3_CC3. The choice is made on the bank level, the source for each output can not be individually selected. For example, the 12 TTL outputs can be all be driven by the static signals or all by the dynamic signals, there is no facility to mix and match. The routing of the I/O Box is shown in Figure 2-6.

Note: The I/O Box is externally rail mounted box which can take a wide variety of inputs and outputs. It is connected to the Karbon through a small cable. Contact BitFlow for more information on the I/O Box.




Figure 2-6 I/O Box Output Signal Routing

Acquisition and Camera Control

Chapter 3

3.1 Introduction

This section covers acquisition and camera control for the R64-CL, Karbon-CL, Neon-CL, Karbon-CXP and the Alta-AN families of frame grabbers.

3.2 BitFlow's Flow-Thru Architecture

The MUX component of the block diagrams for the Alta, Karbon, Neon and R64 is composed of a chain of sub-blocks that make up the Flow-Thru Architecture (FTA). Figure 3-1 shows the structure of the FTA for the Camera Link boards. Figure 3-2 shows the structure of the Alta family. All the data paths are 64-bit. The implementation of the individual blocks depends on the camera format, i.e. it is specific to the firmware downloaded for each sensor architecture. There is a bitfield, FORMAT, which indicates the currently downloaded firmware.

Below is a description of the individual blocks. For each block are shown the signals that are defined by the user.

Data from the Camera Link or AFE is synchronized and assigned to data lanes according to the camera format. The user has no control over these operations. From this block the data goes to a Barrel Shifter.

The Barrel Shifter is composed of four 16-bit barrel shifters. All shifters receive the same command, Left/Right and the amount of shift, up to 15 bits. The main purpose of the Barrel Shifter is for cameras that have more than 8 bits per pixel. The Barrel Shifter can down-shift the data to 8-bit suitable for display. Any camera with up to four taps can be accommodated.

There is a Video Delay Line (not shown) in the data path which can delay the video by up to 8 clocks. This is useful for accurate alignment of the video on the display.

The Video Selector selects the data source: the video from the camera or the on-board generated synthetic video. The various patterns of synthetic video are useful mainly for the on-board Built In Self Test (BIST).

The Mask is a 32-bit mask replicated over the upper and lower 32 bits of the 64-bit data path. The purpose of this mask is to be able to set to zero any bit in the data path (a one will pass the data as is, a zero will set that bit to zero).

The Clip is a clipping mechanism replicated on each one of the eight 8-bit data lanes. If enabled, it will clip the 256 gray levels in each lane according to the formula:

$$\begin{aligned} \text{If video} > 245 & \text{ then video} = 245 \\ \text{If video} < 10 & \text{ then video} = 10 \end{aligned}$$

This mechanism is useful for displaying gray level data on a VGA that is set in 256-color mode. In this mode the upper and lower 10 gray levels are dedicated to the Windows graphics.

The Assembler will assemble and pack the video data before it is written in the FIFO. This block does the raster scan re-arranging of the data. The packing is dependent on the pixel depth, which is defined in the PIX_DEPTH bitfield in CON10. The DISPLAY bit will force this block to assemble the data as 8-bit pixels, suitable for display. When using this mode, the barrel shifters must be set to down-shift each pixel by the correct amount. A 10-bit camera, for example, would need a 2-bit right shift.

The SWAP bit will swap between odd-even data streams for cameras that supply odd-even pixels.

The amount of data written in the FIFOs is controlled by the Acquisition Window. The vertical and horizontal size of this window is programmed in the ALPF and the ACLP registers respectively (see Section 3.4). The timing of this window is determined by the camera and the acquisition state machine.




Figure 3-1 Flow Thru Architecture - R64, Karbon and Neon




Figure 3-2 Flow Thru Architecture - Alta




Figure 3-3 Flow Thru Architecture - Karbon-CXP

3.3 Camera Specific Firmware for Camera Link Models (CL Models Only)

The Flow-Thru architecture is flexible and can be adapted to different cameras architectures. The main intelligence is in the firmware that gets downloaded into the on-board Field Programmable Gate Arrays (FPGAs). This firmware is different for every camera architecture. The firmware is called out in the camera file. On initialization, the driver will download into the FPGAs the firmware called-out in the camera file.

The type of the firmware is hard-coded in the FORMAT field in register CON10. The list of the formats is shown in Table 3-1

Note: Not all models support all formats. Only formats that are possible are supported. For example, the Neon, which is Base Camera Link only, will not support the MUX_8TS format as the is a Full Camera Link format.

Table 3-1 Firmware Options

FORMAT	Firmware Name	Format Description
0	MUX	1 tap cameras
1	MUX_2TOEP	2 taps, odd-even pixels
2	MUX_2TOEL	2 taps, odd-even lines
3	MUX_2TS	2 taps, segmented
4	MUX_2TS1RI	2 taps, segmented, right inverted
5	MUX_4TS	4 taps, segmented
6	MUX_4T2S2RIOEP	4 taps, odd-even pixels, right taps inverted
7	MUX_4TQ2RI2BU	4 quads, right quads inverted, bottom quads upside down
8	MUX_2CAM	2 cameras: 1 tap each
9	MUX_2CAM_2TOEP	2 cameras: 2 taps, odd-even pixels
10	MUX_2CAM_2TS1RI	2 cameras: 2 taps, segmented, right-inverted
11	MUX_2CAM_2TS	2 cameras: 2 taps, segmented
12	MUX_2CAM_2TOEL	2 cameras: 2 taps, odd-even lines
13	MUX_8TS	8 taps, segmented
14	MUX_BAY	Bayer decoder, 1 tap 8 bit
15	MUX_BAY_OE	Bayer decoder, 2 taps, odd-even pixels
16	MUX_BAY_2TS	Bayer decoder, 2 taps, segmented
17	MUX_4WI	4 taps, 4-way interleaved
18	MUX_2TOEPI	2 taps, odd-even pixels, both inverted
19	MUX_1TI	1 tap, inverted

Table 3-1 Firmware Options

FORMAT	Firmware Name	Format Description
20	MUX_8WI	8 taps, 8-way interleaved
21	MUX_BAY_2TS_RI	Bayer decoder, 2 taps, segmented, right inverted
22	MUX_4TS2RI	Four taps, segmented, right two taps inverted
23	MUX_8TSOEP4RI	Eight taps, segments, odd/even pixel, for right taps inverted
24	MUX_10WI	Ten taps, interleaved

3.4 Generation of Acquisition Windows

3.4.1 The Horizontal Active Window, HAW

The Horizontal Active Window (HAW) is a square wave that defines the portion of the line that will be acquired horizontally. HAW can span less than the whole camera line, if we want to acquire only a portion of that line. The size of the HAW is determined by a single number, the Active Clocks Per Line (ACPL). The ACPL is defined as the number of clocks during which the HAW is active. The ACPL field is programmed in CON10. The 17 bits define the maximum HAW as minimum 128K pixels.

The total number of pixels per line that will be acquired can be different than the ACPL. For a dual tap camera that supplies odd-even pixels for example, the total number of pixels acquired will be twice the ACPL, as for every clock the camera supplies two pixels. Note that the ACPL is not a function of the bits per pixel. The relationship between the number of pixels per line and the number of clocks per line is controlled by the firmware currently downloaded to the board. The FORMAT register will indicate which firmware is currently downloaded. Each tap configuration requires a different firmware file be downloaded. The correct firmware is automatically downloaded based on the information contained in the camera configuration file.

The size of the HAW is on an arbitrary boundary. The start in time of the HAW can come from two sources, depending on the setting of the HAW_START bit:

The HSTART bit in the HCTAB, if HAW_START = 1.

The start of LEN, if HAW_START = 0.

In both modes, the start of the HAW can be delayed 0-7 clocks relative to the start function (HSTART or LEN). This is done by the TRIM bits in CON9.

In both modes, the start of the HAW can be advanced 0-7 clocks relative to the start function (HSTART or LEN). This is done by the DELAY bits in CON14.

The HCTAB is the Horizontal Control Table that generates the HSTART, see section on CTABs.

Figure 3-4 shows the controls that generate the HAW.




Figure 3-4 Generation of the Horizontal Active Window, HAW

3.4.2 The Vertical Active Window, VAW

The Vertical Active Window (VAW) is a square wave that defines the portion of the frame that will be acquired vertically. VAW can span less than the whole camera frame, if we want to acquire only a portion of that frame. The size of the VAW is determined by a single number, the Active Lines Per Frame (ALPF). The ALPF is defined as the number of HAW periods during which the VAW is active. The ALPF field is programmed in CON17. The 17 bits define the maximum VAW as minimum 128K lines.

The total number of lines per frame that will be acquired can be different than the ALPF. For a dual tap camera that supplies odd-even lines for example, the total number of lines acquired will be twice the ALPF as in the period of one HAW the camera supplies two lines.

The size of the VAW is on an arbitrary boundary. The start in time of the VAW can come from two sources, depending on the setting of the VAW_START bit:

The VSTART bit in the VCTAB, if VAW_START = 1.

The start of FEN, if VAW_START = 0.

Data will be acquired in the window defined by the HAW and the VAW

Figure 3-5 shows the controls that generate the VAW.




Figure 3-5 Generation of the Vertical Active Window, VAW

3.5 The Control Tables (CTABs)

The CTABs are two memories that are programmed by the host computer and read by the board's acquisition circuitry. The read-out is done in a sequential fashion, i.e. the memories' addresses are scanned sequentially. There is a vertical memory (VCTAB) and a horizontal memory (HCTAB). The vertical and horizontal memory each has an associated counter which scans its addresses, VCOUNT and HCOUNT respectively. The concept here is similar to how a CPU runs a program. There is a PC which works its way through memory, processing each instruction in turn. Each bit in the CTAB corresponds to a different operation. For example, one bit might control the level of a signal going to the camera. In this case the CTABs can be thought of as programmable waveform generators. Another bit might cause an interrupt to occur on the PCI bus, yet another bit might force the HCOUNT to go to zero. The CTABs are fully programmable by software. The details of the CTABs are described in this section.

3.5.1 Vertical Control Table

Figure 3-6 depicts the structure of the Vertical Control Table (VCTAB). For clarity, the address and data path that allow the host to program the VCTAB are not shown.




Figure 3-6 Vertical Control Table

The Vertical Control Table is made up of the following blocks:

VCOUNT - a synchronous counter that can be incremented, loaded and reset. The clock that drives VCOUNT is derived from the HCTAB, see below. VCOUNT is 17-bit wide and is connected to the address input of the VCTAB.

Logic for generating INC_V - the increment control signal to the VCOUNT.

Logic for generating LOAD_V - the load control signal to the VCOUNT. When LOAD_V is asserted, VCOUNT is loaded with the value of 8000h (32,768 in decimal).

Logic for generating RESET_V - the reset control signal to the VCOUNT. When RESET_V is asserted, VCOUNT is reset to 0.

Logic for generating CLOCK_V - the clock to the VCOUNT.

VCTAB - a static memory (SRAM) that outputs eight VCTAB control signals. The address of this SRAM is driven by VCOUNT.

If RESET_V and LOAD_V are asserted simultaneously, RESET_V overrides.

As the VCOUNT increments, it scans the addresses of the VCTAB in ascending order. The output of the VCTAB depends on the data that has been written in the VCTAB by the host. If the VCOUNT is free running, it will cyclically scan all the VCTAB's addresses. Any arbitrary cyclic waveform can be implemented by programming the VCTAB with the adequate data.

The LOAD_V and RESET_V will enable the synchronization between external events and the waveforms generated by the VCTAB. LOAD_V and RESET_V will force the VCOUNT to known values, 8000h and 0 respectively.

The INC_V signal will allow for stopping the counter from incrementing. In that case, the output of the VCTAB will be constant. While the VCOUNT is not incrementing, it can still be loaded or reset, see the logic below.

3.5.2 The VCTAB Functions

The functions assigned to the columns in the VCTAB are shown in Table 3-2.

Table 3-2 The VCTAB Functions

Bit	Name	Function
0	VSTART	Start of VAW
1	VRESET	Vertical Reset
2	ENVLOAD	FEN Mask, enable load
3	IRQ	CTAB Interrupt
4	GPV0	General purpose vertical function 0
5	GPV1	General purpose vertical function 1
6	GPV2	General purpose vertical function 2
7	GPV3	General purpose vertical function 3

VSTART defines the start of the Vertical Acquisition Window (VAW), if the start is provided by the VCTAB, see previous section.

VRESET defines the reset of the VCOUNT, in case this function is programmed in the VCTAB.

ENVLOAD enables the FEN to load the VCOUNT. The rationale behind the ENVLOAD column from the VCTAB is that some cameras might not give a FEN, but only two pulses: the start and end of FEN. With the ENVLOAD, we can mask out the unwanted one.

IRQ provides an interrupt to the host, allowing an interrupt to occur at any point on the vertical axis.

GPV are general purpose vertical functions, see usage below.

Note: If a VRESET pulse happens coincident with a LOAD, the LOAD is overriding.

The CLOCK_V Control

CLOCK_V is the clocking of the VCOUNT is generated by the end of the line (horizontal reset).

The INC_V Control

INC_V is the logic for incrementing VCOUNT.

There are only two instances when we want to inhibit the incrementing of VCTAB. The first instance is when VCOUNT reaches 0000h, the “Stop at Zero” case. The other instance is when VCOUNT reaches 7FF0h, the “Vertical Stick” case.

Stop at Zero

Usually, VCOUNT will reach zero because of a RESET_V signal. After VCOUNT is reset, there are programmable options defined by VCNT_RLS_ZERO. Depending on this bitfield, VCOUNT can continue to count or wait at zero till some event occurs, usually the assertion of the TRIGGER.

This operating mode is especially useful for synchronizing cameras to external events. TRIGGER is usually the output of a part-in-place signal. Until this signal is asserted, the VCOUNT waits at address 0000h. After the TRIGGER is asserted, VCOUNT starts counting, i.e., scanning the VCTAB in ascending order. At some address we will program a sync signal to be sent to the camera, usually through GPV0. In response to this sync signal, the camera will give back a frame, and it will assert FEN. The FEN will load address 8000h into VCOUNT. In the VCTAB, we will program the vertical acquisition window to start after address 8000h. At the end of the vertical acquisition window the RESET_V will be asserted, which in turn will reset the VCOUNT. VCOUNT will wait at address 0000h until TRIGGER is asserted.

Vertical Stick

Using the previous example, assume that after we asserted the sync signal to the camera, we expect the camera to give us a frame, i.e., assert FEN. While we expect the camera to assert FEN, VCOUNT is still being incremented. If it takes too long for the camera to respond, VCOUNT will eventually reach and pass beyond 8000h. A vertical acquisition window will be asserted, even though the camera did not assert FEN. To avoid such a situation, just before address 8000h, when VCOUNT reaches 7FF0h, it will stop. It will stay at 7FF0h until FEN is asserted. Then, VCOUNT will be loaded with 8000h.

The Vertical Stick will occur according to the setting of VCNT_RLS_STK.

The LOAD_V Control

LOAD_V is the logic of loading VCOUNT. In other words, loading VCOUNT means it jump to a new address.

VCOUNT will be loaded with the value 8000h by the rising/falling edge of FEN, if ENVLOAD is asserted. FEN usually marks the start of a valid frame. The start of the vertical acquisition window can be placed starting at address 8000h.

ENVLOAD is a column in the VCTAB. There are cameras that do not assert FEN. Some other type of cameras assert only the start and stop of a frame. In this case, ENVLOAD can mask out the unwanted signals.

Operation on the rising/falling edge of FEN is selected by FENPOL, see CON14

The RESET_V Control

RESET_V is the logic of resetting VCOUNT.

VCOUNT can be reset from different sources, under different conditions. The resetting of the VCOUNT is controlled by the VCNT_RST bitfield.

3.5.3 Vertical Control Table Size

The Vertical Control Table has 20000h (131,972) entries.

3.5.4 Horizontal Control Table

The Horizontal Control Table (HCTAB) is 8 bits wide. The function of each bit is show in the following table.

Figure 3-7 depicts the structure of the HCTAB. For clarity, the address and data path that allow the host to program the HCTAB are not shown




Figure 3-7 Horizontal Control

The Horizontal Control Table is made up of the following blocks:

- HCOUNT - a synchronous counter that can be incremented, loaded and reset. The clock that drives HCOUNT is a free running clock, PCLK/8, i.e., the pixel clock divided by eight. HCOUNT is 15 bits wide and is connected to the address input of the HCTAB.
- The 15 bit HCOUNT with the PCLK/8 can generate functions up to 256K PCLKs long, on boundaries of 8 PCLKs.
- The ACPL is 17 bit, and that can generate an HAW of up to 128K PCLKs.
- Logic for generating INC_H - the increment control signal to the HCOUNT.
- Logic for generating LOAD_H - the load control signal to the HCOUNT. When LOAD_H is asserted, HCOUNT is loaded with the value of 2000h.
- Logic for generating RESET_H - the reset control signal to the HCOUNT. When RESET_H is asserted, HCOUNT is reset to 0.
- HCTAB - a static memory (SRAM) that outputs eight HCTAB control signals. The address of this SRAM is driven by HCOUNT.
- Logic for generating CLOCK_H - the clock to the HCOUNT. This is a frequency divider. CLOCK_H is PCLK, the pixel clock divided by eight.

Note: If RESET_H and LOAD_H are asserted simultaneously, RESET_H overrides.

As the HCOUNT increments, it scans the address of the HCTAB in ascending order. The output of the HCTAB depends on the data that has been written in the HCTAB by the host. If the HCOUNT is free running, it will cyclically scan all the HCTAB's addresses. Any arbitrary cyclic waveform can be implemented by programming the HCTAB with the adequate data.

The LOAD_H and RESET_H will enable the synchronization between external events and the waveforms generated by the HCTAB. LOAD_H and RESET_H will force the HCOUNT to fixed values, 2000h and 0 respectively.

The INC_H signal will allow for stopping the counter from incrementing. In that case, the output of the HCTAB will be constant. While the HCOUNT is not incrementing, it can still be loaded or reset, see the logic below.

3.5.5 The HCTAB Functions

The functions assigned to the columns in the HCTAB are shown in Table 3-3.

Table 3-3 The HCTAB Functions

HCTAB	Name	Function
D0	HSTART	Start of HAW
D1	HRESET	Reset HCOUNT and increment the VCOUNT
D2	ENHLOAD	LEN Mask, enable horizontal load
D3	reserved	
D4	GPH0	General purpose horizontal function 0
D5	GPH1	General purpose horizontal function 1
D6	GPH2	General purpose horizontal function 2
D7	GPH3	General purpose horizontal function 3

HSTART marks the start of the Horizontal Acquisition Window, HAW. Video will be acquired only while the HAW is active.

HRESET will reset the HCOUNT.

ENHLOAD will allow the loading of the HCOUNT. A location that has 1 will allow the loading of the HCOUNT. A 0 will inhibit the loading of the HCOUNT.

GPH are general purpose horizontal functions. See usage below.

The INC_H Control

INC_H is the logic for incrementing HCOUNT.

There are only two instances when we want to inhibit the incrementing of HCTAB. The first instance is when HCOUNT reaches 0000h, "Stop at Zero" case. The other instance is when HCOUNT reaches 1FF1h, the "Horizontal Stick" case.

The “Stop at Zero” Case

Usually, HCOUNT will reach zero because of a RESET_H signal. After HCOUNT is reset, there are two programmable options:

HCOUNT keeps on counting.

HCOUNT stays at zero until ENCODER is asserted.

The selection between the two options is done by the HCNT_RLS_ZERO bitfield, see next section on camera synchronization.

This operating mode is especially useful for synchronizing line scan cameras to external events. ENCODER is usually the output of an encoder or a tachometer signal. Until this signal is asserted, the HCOUNT waits at address 0000h. After the ENCODER is asserted, HCOUNT starts counting, i.e., scanning the HCTAB in ascending order. At some address we will program a sync signal to be sent to the scan camera, usually through GPH0. In response to this sync signal, the camera will give back a line, and it will assert LEN. The LEN will load address 2000h into HCOUNT. In the HCTAB, we will program the horizontal acquisition window after address 2000h. At the end of the horizontal acquisition window the RESET_H will be asserted, which in turn will reset the HCOUNT. HCOUNT will wait at address 0000h until ENCODER is asserted.

Horizontal Stick

Using the previous example, assume that after we asserted the sync signal to the camera, we expect the camera to give us a line, i.e., assert LEN. While we expect the camera to assert LEN, HCOUNT is still being incremented. If it takes too long for the camera to respond, HCOUNT will eventually reach and pass beyond 2000h. A horizontal acquisition window will be asserted even though the camera did not assert LEN. To avoid such a situation, just before address 2000h, when HCOUNT reaches 1FF0h, it will stop. It will stay at 1FF0h until LEN is asserted. Then, HCOUNT will be loaded with 2000h.

The LOAD_H Control

LOAD_H is the logic of loading HCOUNT.

HCOUNT will be loaded with the value 2000h by the rising/falling edge of LEN, if ENHLOAD is asserted. LEN usually marks the start of valid data in a line. The Horizontal Acquisition Window can be placed starting at address 2000h.

ENHLOAD is a column in the HCTAB that enables the LEN. There are cameras that do not assert LEN. In that case, the LEN input must be disabled, otherwise its behavior is unpredictable.

Operation on the rising/falling edge of LEN is selected by LENPOL, see CON14.

The RESET_H Control

RESET_H is the logic of reset HCOUNT.

HCOUNT can be reset from several sources, according to HCNT_RST bitfield, see next section on camera synchronization.

Example

Lets look at a simple example to clarify the concept of the HCTAB. Assume we want to program a free running horizontal window of 32 pixels active area. Just before the active area we want to fire a strobe using GPH0. D0 (HSTART) defines the start of the HAW. Bit D1 defines the reset of the HCOUNT. D4, GPH0, is the strobe pulse. The size of the HAW is programmed in ACLP register.

Taking into account that the address counter is clocked by 1/8 the pixel clock, the HCTAB memory map will be as shown in Table 3-4.

Table 3-4 HCTAB Example

HCTAB Address	HRESET	HSTART	GPH0	Comments
0	0	0	0	You got here from address 9
1	0	0	0	
2	0	0	0	
3	0	0	1	Fire the strobe
4	0	1	0	Start Horizontal Acquisition Window
5	0	0	0	Acquire
6	0	0	0	Acquire
7	0	0	0	Acquire
8	0	0	0	Acquire
9	1	0	0	Assert RESET_H
10	0	0	0	

The CT Functions

The CT's are four functions derived from the HCTAB and the VCTAB. Those functions can define an arbitrary horizontal and/or vertical waveform. The definition of the CT's is given below:

$CT[0] = GPV[0] \text{ AND } GPH[0]$
 $CT[1] = GPV[1] \text{ AND } GPH[1]$
 $CT[2] = GPV[2] \text{ AND } GPH[2]$
 $CT[3] = GPV[3] \text{ AND } GPH[3]$

Each CT has a vertical and a horizontal component. Both components are programmed in the CTABs. The minimum horizontal pulse is 8 PCLKs. The minimum vertical pulse is one line.

The CT's can be steered to the Camera Controls (on the CL connectors) and to the GPOUTs, on the IO connector.

3.5.6 Horizontal Control Table Size

The Horizontal Control Table has 8000h (32,768) entries.

3.6 Synchronizing Acquisition, Camera, CTABs and External Signals

These boards have extremely flexible camera interfaces. They have been designed to acquire from almost any Camera Link camera and to synchronize with almost all industrial signals. There are two layers of synchronization. The first layer is to synchronize to signals coming from the industrial environment. For example triggers and encoders. The second layer is to synchronize to the camera. This requires both sending signals to the camera (e.g. exposure control) and receiving signals from the camera (e.g. Pixel Clock, Line Enable and Frame Enable). All of these synchronization problems are solved by the Control Tables (CTABs) and Vertical/Horizontal Operations. See previous section for detailed operation on the CTABs.

The Vertical and Horizontal Operations describe different state changes that the board goes through. For example one operation might be to begin acquiring pixels, another might be to reset the VCOUNT back to zero. Generally these state changes are caused by one or more events. There are a number of events, both horizontal and vertical, that the board can react to. These events are tied to operations by a set of programmable bitfields. The details of these events are outlined in this section.

3.6.1 Vertical Operations and Events

The vertical operations are related to the vertical axis of an image (in memory or on the display) or frame timing (of a camera). The operations are mainly commands to VCOUNT and acquisition commands. Each operation can be initiated by some event. The selection of the event that will initiate the specific operation is done by a set of three control bits related to each operation.

Table 3-5 is a list of the vertical operations and their related control bits.

Table 3-5 Vertical Operations

Vertical operation	Control bits
VCOUNT frozen/released from 0000h	VCNT_RLS_ZERO
VCOUNT reset to 0000h	VCNT_RST
VCOUNT load with 8000h	VCNT_LD
VCOUNT frozen/released from 7FF0h	VCNT_RLS_STK
VCOUNT increment	VCNT_INC
Acquire (SNAP, GRAB, CONTINUOUS)	ACQ_CON
FREEZE acquisition	FREEZE_CON
ABORT acquisition	ABORT_CON
START vertical acquisition window	VAW_START

Table 3-6 is a list of the events that initiate the vertical operations:

Table 3-6 Vertical Events

Event description	Event Name
TRIGGER asserted	TRIG_ASRT
TRIGGER de-asserted	TRIG_DASRT
FEN asserted	FEN_ASRT
FEN de-asserted	FEN_DASRT
TRIGGER is HI	TRIG_HI
TRIGGER is LO	TRIG_LO
RESET from VCTAB	RST_VCTAB
RESET from SW	RST_SW
Host writes acquisition command	HOST_WCMD_GRAB/SNAP
Acquisition frame counter reaches programmed value	AQ_COUNT

What follows is a list of each operation and the corresponding events that can be used to cause the operation. Included is the bitfield settings for each operations. It is important to understand that each operation is independent and can be programmed without regard for how the other events are programmed. However, some combinations might not make sense.

VCOUNT Release From Zero

This operation controls the behavior of VCOUNT when it reached zero. See Table 3-7.

Table 3-7 VCNT_RLS_ZERO

Initiator	VCNT_RLS_ZERO	Comments
None	0	Normal operation mode, no stop at 0000h
TRIG_ASRT	1	Edge Mode (aka Letter Mode), always stay at 0000h, release on TRIG_ASRT
TRIG_HI	2	Level Mode (aka Luggage Mode), stay at 0000h if TRIG_LO, release on TRIG_ASRT

VCOUNT Reset To Zero

This operation controls how VCOUNT is reset to zero. See Table 3-8.

Table 3-8 VCNT_RST

Initiator	VCNT_RST	Comments
End_of_VAW	0	Default operation, reset at end of VAW
TRIG_DASRT or End_of_VAW	1	Triggered termination
RST_VCTAB	2	Reset from VCTAB
FEN asserted or	3	Reset from start of FEN
TRIG_DASRT or RST_VCTAB	4	Triggered termination
TRIG_DASRT	5	Triggered termination

Note: The VCOUNT is always reset by the RST_SW (software reset) and by the HOST_WCMD_ABORT (host writes ABORT command).

VCOUNT Release From Stick Point (7FF0h)

This operation controls the behavior of VCOUNT when it hits the stick point. The purpose of the stick point is to allow for very long periods of time between frames. The stick point is located at 7ff0h. See Table 3-9.

Table 3-9 VCNT_RLS_STK

Initiator	VCNT_RLS_STK	Comments
None	0	Normal operation mode, no stop at 7FF0h
VLOAD or VRESET	1	Stick at 7FF0h till load (usually FEN) or reset asserted

VCOUNT Load To 8000h

This operation controls how and when VCOUNT loads (jumps to) 8000h. See Table 3-10.

Table 3-10 VCNT_LD

Initiator	VCNT_LD	Comments
None	0	No load
FEN_ASRT and ENV-LOAD	1	Assertion of FEN qualified with ENV-LOAD
FEN_ASRT	2	Assertion of FEN only
TRIG_ASRT	3	Assertion of TRIGGER

Acquisition Command Control

This operations controls how the acquisition commands get initiated. There are two major acquisition commands. The SNAP command, which only acquires one frame. The GRAB command, which continuously acquires frames until a freeze or abort command is issued. In addition, the board has a continuous data mode which is not frame oriented. In continuous data mode, the board will acquire data based only on the clock and data qualifying signals. There are no acquisition commands in this mode. See Table 3-11.

Table 3-11 ACQ_CON

Initiator	ACQ_CON	Comments
HOST_WCMD_GRAB/ SNAP	0	normal, host initiated GRAB/SNAP/ FREEZE
TRIG_ASRT	1	Triggered initiated GRAB/SNAP/ FREEZE
TRIG_ASRT and HOST_ WCMD_GRAB	2	Triggered SNAP
TRIG_HI	3	Continuous data, wo. CTABs

Note: See also Section 3.7 for more details on the how the acquisition commands work.

Freeze Command Control

This operation is used to stop acquisition when the board is in GRAB mode. Acquisition will stop immediately if the board is between frames, or at the end of the current frame, if the board is in the middle of a frame. See Table 3-12.

Table 3-12 FREEZE_CON

Initiator	FREEZE_CON	Comments
HOST_WCMD_FREEZE	0	Normal, host initiated
AQ_COUNT or HOST_WCMD_FREEZE	1	Acquisition counter reaches number of frames programmed in the AQ_COUNT register
TRIG_DASRT	2	Trigger de-asserted

Abort Command Control

This operations terminates the current acquisition immediately. This operation will terminate both a SNAP and a GRAB command. If the board is in the middle of a frame, only part of the frame will be acquired. See Table 3-13.

Table 3-13 ABORT_CON

Initiator	ABORT_CON	Comments
HOST_WCMD_ABORT	0	Normal, host initiated
TRIG_DASRT or HOST_WCMD_ABORT	1	Abort on falling edge TRIG or host command.

3.6.2 Horizontal Operations and Events

The horizontal operations and events are related to the horizontal axis (of an image in memory or on the display) or line timing (of a camera). The operations are mainly commands to HCOUNT. Each operation can be initiated by some event. The selection of the event that will initiate the specific operation is done by a set of three control bits related to each operation.

Table 3-14 lists the horizontal events.

Table 3-14 Horizontal Operations

Horizontal operation	Control bits
HCOUNT released from zero	HCNT_RLS_ZERO
HCOUNT reset to zero	HCNT_RST
HCOUNT load with 2000h	HCNT_LD
HCOUNT release from 1FF0h	HCNT_RLS7F0
HCOUNT increment	HCNT_INC
Start horizontal active window	HAW_START

The events that can initiate the horizontal operations are listed in Table 3-15.

Table 3-15 Horizontal Events

Event description	Event Name
ENCODER asserted	ENC_ASRT
ENCODER de-asserted	ENC_DASRT
LEN asserted	LEN_ASRT
LEN de-asserted	LEN_DASRT
ENCODER is HI	ENC_HI
ENCODER is LO	ENC_LO
RESET from HCTAB	RST_HCTAB
RESET from SW	RST_SW
FEN asserted	FEN_ASRT

The sections below enumerate all of the horizontal operations and how the various events can initiate them. The control of each operation is independent from all of the others.

HCOUNT Release From Zero

This operation controls the behavior of HCOUNT when it reached zero (see Table 3-16).

Table 3-16 HCNT_RLS_ZERO

Initiator	HCNT_RLS_ZERO	Comments
None	0	Normal operation mode, no stop at zero
ENC_ASRT	1	One-shot mode, wait for encoder for release

HCOUNT Reset To Zero

This operation controls how HCOUNT is reset to zero (see Table 3-17).

Table 3-17 HCNT_RST

Initiator	HCNT_RST	Comments
END_OF_HAW	0	Default operation, end of HAW
FEN_ASRT or RST_HCTAB	1	Reset on FEN_ASRT, Random FEN mode
RST_HCTAB	2	Reset from HCTAB

Note: The HCOUNT can always be reset by RST_SW or HOST_WCMD_ABORT

HCOUNT Release From Stick Point (1FF0h)

This operation controls the behavior of HCOUNT when it hits the stick point. The purpose of the stick point is to allow for very long periods of time between lines. The stick point is located at 1ff0h. See Table 3-18.

Table 3-18 HCNT_RLS_STK

Initiator	HCNT_RLS_STK	Comments
None	0	Normal operation mode, no stop at 1FF0h
HLOAD or HRESET	1	Stay at x1FF0 till load (usually LEN) or reset asserted

HCOUNT Load To 2000h

This operation controls how and when HCOUNT loads (jumps to) 2000h (see Table 3-19).

Table 3-19 HCNT_LD

Initiator	HCNT_LD	Comments
None	0	No load
LEN_ASRT	1	Load on LEN assert, qualified with ENH-LOAD column
ENC_ASRT	2	Load on ENCODER assert, qualified with ENHLOAD column

3.7 Acquisition Command and Status

This section describes how the acquisition state machine works. This state machine controls which frames from the camera are acquired and which are ignored. As the commands can be issued asynchronous to the camera's timing, the acquisition state machine will remember the command and execute it starting at the beginning of the frame. That will guarantee that whole frames will be acquired. Note that the acquisition state machine only marks the frames to be acquired. The amount of pixels/line and lines/frame to be acquired in the marked frame is determined by the HAW and VAW, see section Section 3.4.

The acquisition state machine is controlled by the following signals:

AQCMD, the acquisition command bitfield

VACTIVE, the camera's vertical active timing (usually FEN for area scan cameras)..

TRIGGER, the selected trigger.

ACQ_CON, a bitfield that defines special acquisition modes for the state machine.

The current state of the machine can be observed by the AQCMD and AQSTAT bitfields described below.

3.7.1 The Acquisition Bitfields

The acquisition command bits, AQCMD describe the command to be performed in the next frame. The acquisition status bits, AQSTAT, describe the current command that is performed. The four acquisition commands are described in the Table 3-20.

Table 3-20 ACQCMD

AQCMD	Command	Comment
0 (00b)	FREEZE	Stop acquiring at end of current frame
1 (01b)	ABORT	Stop acquiring immediately, unconditionally
2 (10b)	SNAP	Acquire one frame
3 (11b)	GRAB	Acquire continuously

The following list details the behaviors of these bitfields.

The AQSTAT bits are set at the beginning of the VACTIVE. The last instance a command can be issued is about 4 LCLKs before the start of the VACTIVE.

For a SNAP command, when the SNAP starts, the AQCMD bits are cleared. Note that for SNAP, the AQCMD bits are written by the host and cleared by the state machine.

If during a SNAP/GRAB operation another SNAP/GRAB command is issued, it is ignored.

Table 3-11 below describes the acquisition modes for ACQ_CON

Table 3-21 ACQ_CON

ACQ_CON	Mode Description
0 (000b)	Host command performed on next frame
1 (001b)	Host command issued when TRIGGER asserted
2 (010b)	As long as GRAB command is on, a single frame will be SNAPped at every assertion of the TRIGGER.
3 (011b)	Continuous acquisition mode. Host commands are ignored. Data will be acquired continuously as long as the TRIGGER is asserted.

Figure 3-8 shows a timing diagram of the SNAP command, with ACQ_CON = 0. The command is written by the host during the active frame. The acquisition will start at the beginning of the next frame.




Figure 3-8 Snap Command Timing

Figure 3-9 shows the timing of the GRAB operation with ACQ_CON=0. Figure 3-10 shows the timing of the ABORT operation with ACQ_CON=0. Note that the ABORT command will cut off part of the frame. This command is useful for resetting the board without having to wait for the end of the frame. Figure 3-11 shows a SNAP operation with ACQ_CON=1. In this mode, after the TRIGGER has been asserted and the command executed, the host must write a new command in the AQCMD field. Figure 3-12 shows acquisition in ACQ_CON=2 mode. Here, as long as the GRAB command is on, a frame will be acquired for every assertion of the TRIGGER. In this mode, there is no need for the host to write a new command.




Figure 3-9 Grab Command Timing




Figure 3-10 Abort Command Timing





Figure 3-11 Snap Command Timing with $ACQ_CON = 2$

Figure 3-12 Grab Command Timing with $ACQ_CON = 2$

3.8 Trigger Processing (CL Models Only)

Note: BitFlow CoaXPress models have a different triggering system. Please see the chapter on the CoaXPress I/O system for more information. This section only applies to Camera Link and Analog models.

Note: The Alta only has one trigger input: TRIGGER_TTL.

This section describes how the trigger circuit works. The trigger is used to initiate a vertical operation (for example, capturing one frame). There are three possible external hardware inputs to the trigger circuit and a software input. Assertion of the trigger can be delayed by up to 8192 lines (granularity is 8 lines). This delay works only with the external hardware trigger. Figure 3-13 illustrates the trigger circuit.




Figure 3-13 Trigger Circuit

3.9 Encoder Processing (CL Models Only)

Note: BitFlow CoaXPress models have a different triggering system. Please see the chapter on the CoaXPress I/O system for more information. This section only applies to Camera Link and Analog models.

Note: The Alta does not have any encoder inputs.

This section describes how the encoder circuit works. The encoder is used to initiate a horizontal operation (for example, capturing one line). There are three possible external hardware inputs to the encoder circuit and a software input. The selected external encoder can be divided by the value in the ENC_DIV register. Figure 3-14 illustrates the encoder circuit.




Figure 3-14 Encoder Circuit

3.10 The On-Board Signal Generator

The on-board signal generator has been replaced by the New Timing Generator (NTG). Please see Section 4.1 for more information.

New Timing Generator

Chapter 4

4.1 Introduction

This section covers the new timing generator (NTG) which can control cameras connected to the Karbon-CL, Neon-CL and the Alta-AN. The purpose of this timing generator is to provide a simple system of controlling a camera's exposure time and line/frame rate from the frame grabber. The NTG is fully programmable and is easily controlled from software and/or from camera configuration files.

The NTG is based on a completely independent timing generator that is unrelated to acquisition and the CTabS. This timing generator is easy to program, does not depend on camera architecture or triggering modes, and offers the granularity and range that customers need. There is no connection between the NTG and the acquisition state machine, the CTabS, the VAW/HAW or the camera connected.

The New Timing Generator supports both triggered and free running modes. For triggered modes it supports both the trigger signal for area cameras or the encoder signal for line cameras.

The NTG requires that the camera be put in one of two modes. If the NTG is going to control just the line/frame rate, then the camera should be programmed into a "triggered" mode. In this case, the exposure is controlled by the camera. IF the NTG is to control both the line/frame rate as well as the exposure time, then the camera must be put into a "pulse width control" mode. In this case, neither the line/frame rate nor the exposure time are controlled by the camera. They are both completely controlled by the NTG.

Note: The NTG replaces the on-board timing generator that was previously available on all boards. The NTG is much more flexible and easier to use. Please contact BitFlow if you have been using the previous on-board timing generator.

4.2 Components and Control

4.2.1 Periods and Frequencies

The NTG consists of a programmable signal generator based on a crystal controlled clock. This clock is always running and is unrelated to the camera connected or how other parts of the board are programmed. The base frequency of the clock is designed to handle any line scan camera system. For area scan cameras the clock can be divided 128 to increase the time range if very slow frame rates and/or line exposures are needed. To use the divided clock, program the bit NTG_TIME_MODE to 1. The frequency of the clock is different for the different frame grabber families as shown in Table 4-1.

Table 4-1 NTG Base Frequencies

Family	Base frequency	Reduced frequency
Karbon, Neon	7.3728 MHz	57.6000 KHz
Alta-AN	5 MHz	39.0625 KHz

There are two main timing registers: NTG_RATE, which controls the line/frame rate period, and NTG_EXPOSURE, which controls the exposure period. These are both 28 bits, which should be enough to support almost all applications. Table 4-2 shows the resulting ranges

Table 4-2 NTG Period Ranges

Family	Mode	Granularity (1 clock period)	Max Period
Karbon, Neon	Area	~17.4 microsecond	~77 minutes
	Line	~136 nanoseconds	~36 seconds
Alta-AN	Area	25.6 microseconds	~114 minutes
	Line	200 nanoseconds	~ 53 seconds

The NTG uses a counter internally to create the programmed waveforms. Because the NTG registers can be set for very long times, reprogramming the NTG can be time consuming. In order to speed up modifications to the NTG parameters, the register NTG_RESET can be used. Poke this bit to a 1 resets the NTG counter to zero, and starts a new cycle with the latest register values.

Note: Use the base frequency when a high resolution timer is needed (fine granularity). Use the reduced frequency when long exposure periods and/or slow frame rates are needed (course granularity) You can use which ever mode suits your application regardless of whether you are using a line scan or an area scan camera..

4.2.2 Waveform polarity

There is also a register that inverts the waveform generated, NTG_INVERT. This is different than the old signal generator on the R64, which supports asserted-low signals by increasing the high time to be one-over-the-low time. The NTG system is much simpler, poke NTG_INVERT to a 1 and the waveform goes from asserted high to asserted low.

4.2.3 Triggering

The NTG has two modes of operation, free-running and one-shot mode. The bit that controls this mode is, NTG_ONESHOT. In free-run mode, both NTG_RATE and NTG_EXPOSURE are used. In one shot mode, only NTG_EXPOSURE is used, and the rate is controlled by the encoder/trigger.

Either the trigger input or the encoder input can be used to control the NTG in one-shot mode. This setting is controlled by the bit NTG_TRIG_MODE.

4.2.4 Output Signals

The waveform of the NTG can be routed to almost any of the board's output signals. The waveform can be sent to the CC lines on the CL connector, or the GPOUT lines on the I/O connector. The CCx_CON bitfields can be used to route the NTG signal to the CCs output. For example, program CC1_CON to 3 to get the NTG output on CC1. Similarly, the GPOUTx_CON bitfields can be used to route the NTG signals to the GPOUTx outputs. For example, to put the NTG output on GPOUT1, program GPOUT1_CON to 6. The NTG waveform can be sent simultaneously to any and all of these outputs.

4.2.5 Master/Slave Control

On boards that support more than one VFG (Karbon, Alta) there is the option to make the slave VFGs have the same timing as the master VFG, or to run each slave VFG's timing generator independently. The master VFGs always has its own timing. The selection is made by programming the NTG_SLAVE bit. On a given VFG, if this bit is set to 0, the VFG generates its own independent timing. If this bit is set to 1, the VFG's timing is the same as that of the master VFG.

Note: On multi-VFG boards, there is always a master and one or more slaves for programming purpose. The master VFG must always have the bit NTG_SLAVE set to 0. The slave VFGs can either be independent (NTG_SLAVE = 0) or the same as the master VFG (NTG_SLAVE = 1).

4.3 Timing

The following diagram illustrates all of the relevant parameters of the NTG.

Note: In the diagrams below NTG_INVERT is set to 0. If it were set to 1, these diagrams would be inverted.




Figure 4-1 NTG Timing

In free running mode, the NTG counter will start at zero, one clock later it will assert the output. It will then count up to NTG_EXPOSURE clocks, then de-assert the output. It will then continue to count to NTG_EXPOSURE clocks then reset itself and start over.

In one-shot mode, the NTG clock will wait at zero and until the trigger is asserted, it will then start counting. On the first clock after the trigger is asserted it will assert its output. It will then count up to NTG_EXPOSURE clocks then de-assert its output. Next it will reset itself and wait for another trigger.

4.4 NTG Control Registers

The following table summarizes the registers:

Table 4-3 NTG Control Registers

Name	Locations	Purpose
NTG_RATE	CON17[27..0]	The line/frame rate period in units of one NTG clock (see Table 4-2 for values).
NTG_ONESHOT	CON17[30]	0 = Free-run mode, 1 = one-shot mode, waits for either the trigger or the encoder pulses (depending on NTR_TRIG_MODE).
NTG_TRIG_MODE	CON17[31]	1 = Encoder for NTG trigger, 0 = Trigger for NTG trigger
NTG_INVERT	CON18[30]	0 = NTG asserted high, 1 = NTG asserted low
NTG_TIME_MODE	CON18[31]	0 = Base NTG clock, 1 = Base NTG clock / 128 (see Table 4-1 for values)
NTG_EXPOSURE	CON26[27..0]	The exposure time in units of one NTG clock.
NTG_RESET	CON26[30]	Writing a 1 resets the NTG counter
NTG_SLAVE	CON26[31]	0 = NTG master, 1 = NTG timing slaved to master

Quadrature Encoder

Chapter 5

5.1 Introduction

This section discusses support for quadrature encoders. A quadrature encoder is an encoder that outputs two signals A and B. Both signals are used as a line trigger. However, the signals are 90 degrees out of phase. By comparing the A and B signals, the direction of the encoder motion can be determined. There are a number of ways that quadrature encoders can be used to control acquisition. The following sections cover all of the support methods.

Most of the quadrature encoder system is based around a 24-bit counter. This normally starts at zero and then counts up or down every time the encoder moves. The counter can be observed at any time via the QENC_COUNT register. This register is the heart of the encoder system. For example, trigger values can be programmed to start and end acquisition of lines. Also, as the counter tracks the motion of the stage attached to the encoder exactly, the system can be programmed to only acquire forward only or backward only stage movements. The system can be programmed to only acquire one line for each encoder count that corresponds to a physical location on the stage. The encoder counter can be used in many different ways, described in more details below.

5.1.1 Simple Encoder Mode

The most basic method of using a quadrature encoder is to use it like a standard signal phase encoder. In this mode, the quadrature encoder provides a higher resolution signal, as both the A and B signals can be used to trigger lines. Also, by setting QENC_DECODE = 1, both the rising and the falling edges of both the A and B signals are used to trigger lines, providing a 4x increase in resolution over a signal phase encoder.

In this mode, every encoder edge triggers a line, the direction information from the encoder is ignored.

5.1.2 Positive or Negative Only Acquisition

The board can be programmed to only acquired lines when the encoder moves forward (increase the encoder count in a positive direction) or moves backwards (decrease the encoder count in a negative direction). This mode is useful in situations where a stage is moving back and forth, and lines need only be acquired if the stage is moving in one direction only. The direction of acquisition is controlled by the QENC_AQ_DIR register.

5.1.3 Interval Mode

Often in situations when a stage is moving back and forth, acquisition is only required over a subsection of the total stage range. Interval mode has been designed for these situations. When the board is in interval mode, it only acquires lines when the encoder counter is between a lower limit and an upper limit. If the counter is outside these limits, lines are not acquired.

To use interval mode, set `QENC_INTRVL_MODE = 1`, and program `QENC_INTRVL_LL` and `QENC_INTRVL_UL` to the encoder ranges that bracket the section of your stage range that you wish to acquire. Interval mode can be used in conjunction with `QENC_AQ_DIR` to acquire lines passing over the interval in the positive direction, the negative direction or both directions.

5.1.4 Re-Acquisition Prevention

Encoders are usually connected to mechanical systems which do not always move smoothly. Because of these imperfections, there can be "jitter" in the quadrature encoder signal. This jitter is not an electrical imperfection, but represent the reality of the mechanical system vibrating, jumping, bouncing, etc. If these imperfections occur during the period of time where lines are being acquired, the image will be distorted. Lines on the object can be acquired more than once as the stage jitters. To prevent re-acquisition of lines, a circuit has been added to the quadrature encoder system that can prevent any line from being acquired more than once. To enable this mode, set `QENC_NO_REAQ = 1`.

5.1.5 Scan Step Mode

The encoder can also be used to trigger acquisition of full frames from an area scan camera. The idea is that every N lines, a trigger is issued to the board, which causes acquisition of a frame. This can be used, for example, with a linear stage, where an image is needed in steps across the range of the stage. This mode is enable by setting `SCAN_STEP_TRIG = 1`, and programming `SCAN_STEP` to the number of encoder counts per trigger.

5.1.6 Combining Modes

All of the modes above can be combined to support complicated encoder requirements. For example, the board can be programmed to acquire an interval in the positive direction only, with no lines being reacquired. Many combinations are possible.

5.1.7 Control Registers

Starting with Section 5.3 all of the registers needed to control the quadrature encoder system are explained.

5.1.8 Observability

The status of the quadrature encoder system can be observed at any time. Shown in Table 5-1 are all the registers that can be used.:

Table 5-1 Observability Registers.

Register	Meaning
QENC_COUNT	Encoder counter
QENC_PHASEA	Phase of input A
QENC_PHASEB	Phase of input B
QENC_DIR	Direction of encoder
QENC_INTRVL_IN	Interval status
QENC_NEW_LINES	Indicates new lines are being acquired

5.1.9 Electrical Connections

Both TTL and LVDS (differential) quadrature encoders are supported. TTL connections are shown in Table 5-2 and LVDS connections are shown in Table 5-3.

Table 5-2 TTL Quadrature Encoder Connections

Encoder	Frame Grabber
A	VFGx_ENCODER_TTL
B	VFGx_ENCODER_B_TTL
Ground	GND

Table 5-3 LVDS Quadrature Encoder Connections

Encoder	Frame Grabber
A+	VFGx_ENCODER+
A-	VFGx_ENCODER-
B+	VFGx_ENCODER_B+
B-	VFGx_ENCODER_B-

Note: VFGx - refers to the VFG number that you wish to connect to. For example, if you want to connect a TLL A output to VFG 0, then you would use VFG0_ENCODER_TTL.

5.2 Understanding Stage Movement vs. Quadrature Encoder Modes

The quadrature encoder system has many modes that can be used in various combinations. These combinations are easier to understand through a few simple illustrations. Figure 5-1 shows the basic Encoder Count vs. Time graph and how it corresponds to stage movement. Keep in mind that the encoder could be attached to any mechanical system, however, a back and forth stage is a simple way to illustrate these modes.

In Figure 5-1 you can see as the stage moves back and forth, the encoder counts up and down. Further, in this example we assume QENC_AQ_DIR = 1, which tells the system to only acquire when the encoder counter is moving in the positive direction. This is illustrated by solid lines in the positive direction and dashed lines in the negative direction.




Figure 5-1 Encoder Count vs Time

Figure 5-2 shows all of the major quadrature encoder modes.




Figure 5-2 Quadrature Encoder Modes vs. Acquisition

5.3 CON15 Register

Bit	Name
0	QENC_INTRVL_LL
1	QENC_INTRVL_LL
2	QENC_INTRVL_LL
3	QENC_INTRVL_LL
4	QENC_INTRVL_LL
5	QENC_INTRVL_LL
6	QENC_INTRVL_LL
7	QENC_INTRVL_LL
8	QENC_INTRVL_LL
9	QENC_INTRVL_LL
10	QENC_INTRVL_LL
11	QENC_INTRVL_LL
12	QENC_INTRVL_LL
13	QENC_INTRVL_LL
14	QENC_INTRVL_LL
15	QENC_INTRVL_LL
16	QENC_INTRVL_LL
17	QENC_INTRVL_LL
18	QENC_INTRVL_LL
19	QENC_INTRVL_LL
20	QENC_INTRVL_LL
21	QENC_INTRVL_LL
22	QENC_INTRVL_LL
23	QENC_INTRVL_LL
24	QENC_DECODE
25	QENC_AQ_DIR
26	QENC_AQ_DIR
27	QENC_INTRVL_MODE
28	QENC_NO_REAQ
29	QENC_DUAL_PHASE
30	SCAN_STEP_TRIG
31	QENC_RESET

QENC_INTRVL_LL R/W, CON15[23..0], Karbon, Neon

This register contains the lower limit value that is used to start acquisition when the system is in interval mode (see QENC_INTRVL_MODE).

QENC_DECODE R/W, CON15[24], Karbon, Neon

This bit determines how often the quadrature counter is incremented.

QENC_DECODE	Meaning
0	Counter increments on the rising edge of input A and the rising edge of input B. This is also called "2x" modes.
1	Counter increments on both the rising and falling edge of A and both the rising and falling edge of B. This is also called "4x" mode.

QENC_AQ_DIR R/W, CON15[26..25], Karbon, Neon

This bit controls which quadrature encoder direction is used for acquisition.

QENC_AQ_DIR	Meaning
0 (00b)	Lines are acquired in both directions
1 (01b)	Lines are acquired only in the positive direction.
2 (10b)	Lines are acquired only in the negative direction.
3 (11b)	Reserved

QENC_INTRVL_MODE R/W, CON15[27], Karbon, Neon

When this bit is 1, interval mode is turned on. When interval mode is on, lines are only captured when the encoder counter is between the lower limit (set by QENC_INTRVL_LL) and the upper limit (set by QENC_INTRVL_UL). If the counter is outside of this range, lines are not acquired. Whether lines are acquired as the counter increments through the interval, or decrements through the interval, or in both directions are controlled by QENC_AQ_DIR.

QENC_NO_REAQ R/W, CON15[28], Karbon, Neon

This bit controls how the quadrature encoder system handles the situation where the encoder does not smoothly increase (or decrease if QENC_AQ_DIR = 1). If there is "jitter" in the encoder signal, often caused by problems with the mechanical systems, it is possible for the board to acquire the same line or lines more than once as the

mechanical system backs up and moves forward (jitter). This re-acquisition can cause problems as the resulting images will have distortions and will not accurately represent the object in front of the camera.

Programming this bit to a 1 turns on the no-reacquisition circuit. This circuit eliminates this problem as each line in the image will only be acquired once, regardless of how much jitter occurs in the quadrature encoder input. The circuit does this by making sure that only one line is acquired for each encoder counter value. If the quadrature encoder backs up, and then moves forward, the board will not acquire lines until a new encoder counter value is reached.

This system handles any amount of jitter, regardless of how many times the counter passes through a value, or to what extremes the counter goes. New lines will only be acquired when new values are reached.

Once the entire frame has been acquired, the system must be reset. The system can always be reset by poking QENC_RESET to 1. There are also ways that the system can automatically be reset, see QENC_RESET_MODE.

QENC_NO_REAQ	Meaning
0	Lines are acquired every change in the encoder counter (as controlled by QENC_AQ_DIR)
1	Lines are only acquired when the encoder counter reaches new values (also controlled by QENC_AQ_DIR)

QENC_DUAL_PHASE

R/W, CON15[29], Karbon, Neon

This bit controls which type of encoder is attached.

QENC_DUAL_PHASE	Meaning
0	A single phase encoder is attached
1	A quadrature encoder is attached

SCAN_STEP_TRIG

R/W, CON15[30], Karbon, Neon

The scan step circuit uses the encoder to generate a trigger to the system. The scan step trigger generates a trigger every N lines (N is set in the SCAN_STEP register).

SCAN_STEP_TRIG	Meaning
0	Trigger comes of the normal source
1	Trigger comes from the scan step circuit

QENC_RESET

WO, CON15[31], Karbon, Neon

Poking this bit to a 1 resets the entire quadrature encoder system.

5.4 CON16 Register

Bit	Name
0	QENC_INTRVL_UL
1	QENC_INTRVL_UL
2	QENC_INTRVL_UL
3	QENC_INTRVL_UL
4	QENC_INTRVL_UL
5	QENC_INTRVL_UL
6	QENC_INTRVL_UL
7	QENC_INTRVL_UL
8	QENC_INTRVL_UL
9	QENC_INTRVL_UL
10	QENC_INTRVL_UL
11	QENC_INTRVL_UL
12	QENC_INTRVL_UL
13	QENC_INTRVL_UL
14	QENC_INTRVL_UL
15	QENC_INTRVL_UL
16	QENC_INTRVL_UL
17	QENC_INTRVL_UL
18	QENC_INTRVL_UL
19	QENC_INTRVL_UL
20	QENC_INTRVL_UL
21	QENC_INTRVL_UL
22	QENC_INTRVL_UL
23	QENC_INTRVL_UL
24	QENC_REAQ_MODE
25	QENC_REAQ_MODE
26	QENC_RESET_REAQ
27	N/A
28	N/A
29	N/A
30	N/A
31	N/A

QENC_INTRVL_UL

R/W, CON16[23..0], Karbon, Neon

This register contains the upper limit value that is used to start acquisition when the system is in interval mode (see QENC_INTRVL_MODE).

QENC_REAQ_MODE

R/W, CON16[25..24], Karbon, Neon

This bit controls how the circuit that prevents re-acquisition from encoder jitter is reset. Re-acquisition is prevented by keeping a list of lines that have been acquired, and making sure that only lines that are not on the list are acquired. Once the entire frame is acquired, there must be some way to reset the list, otherwise no new lines will ever be acquired. See QENC_NO_REAQ for more information.

The reset can be either automatic or manual. Manual modes require that the host application software poke the QENC_RESET_REAQ bit when the reset is desired. Automatic modes do not require host interaction, the reset will occur automatically when the specified conditions are met.

QENC_REAQ_MODE	Mode	Meaning
0 (00b)	Manual	Reset the list of acquired lines when QENC_RESET_REAQ is poked to 1.
1 (01b)	Automatic	Reset the list of lines when the encoder counter is outside of the interval set by the upper limit and lower limit. Whether the reset occurs above the upper limit or below the lower limit depends on the QENC_AQ_DIR register.
2 (10b)		Reserved
3 (11b)		Reserved

QENC_RESET_REAQ

WO, CON16[26], Karbon, Neon

This register is used to reset the circuit that prevents the re-acquisition of lines when QENC_NO_REAQ is set to 1. Writing a 1 to this register deletes the list of acquired lines, thus next time the lines are passed over, they will be acquired again. Writing to this bit always resets the no re-acquisition circuit, regardless of the mode set by the QENC_REAQ_MODE. However, the register QENC_REAQ_MODE can be used to set the board in a mode where the no re-acquisition circuit is reset automatically every pass over the image.

5.5 CON22 Register

Bit	Name
0	Reserved
1	Reserved
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	SCAN_STEP
17	SCAN_STEP
18	SCAN_STEP
19	SCAN_STEP
20	SCAN_STEP
21	SCAN_STEP
22	SCAN_STEP
23	SCAN_STEP
24	SCAN_STEP
25	SCAN_STEP
26	SCAN_STEP
27	SCAN_STEP
28	SCAN_STEP
29	SCAN_STEP
30	SCAN_STEP
31	SCAN_STEP

SCAN_STEP

R/WO, CON22[31..16], Karbon, Neon

This bitfield controls the number of encoder pulses that must occur before a trigger is issued to the system. See SCAN_STEP_TRIG for more information. The Scan Step circuit takes into account the interval and re-acquisition functions.

5.6 CON51 Register

Bit	Name
0	QENC_COUNT
1	QENC_COUNT
2	QENC_COUNT
3	QENC_COUNT
4	QENC_COUNT
5	QENC_COUNT
6	QENC_COUNT
7	QENC_COUNT
8	QENC_COUNT
9	QENC_COUNT
10	QENC_COUNT
11	QENC_COUNT
12	QENC_COUNT
13	QENC_COUNT
14	QENC_COUNT
15	QENC_COUNT
16	QENC_COUNT
17	QENC_COUNT
18	QENC_COUNT
19	QENC_COUNT
20	QENC_COUNT
21	QENC_COUNT
22	QENC_COUNT
23	QENC_COUNT
24	QENC_PHASEA
25	QENC_PHASEB
26	QENC_DIR
27	QENC_INTRVL_IN
28	QENC_NEW_LINES
29	Reserved
30	Reserved
31	Reserved

QENC_COUNT RO, CON51[23..0], Karbon, Neon

This bitfield displays the current quadrature encoder count.

QENC_PHASEA RO, CON51[24], Karbon, Neon

This bit displays the current logic level of the A quadrature encoder phase.

QENC_PHASEB RO, CON51[25], Karbon, Neon

This bit displays the current logic level of the B quadrature encoder phase.

QENC_DIR RO, CON51[26], Karbon, Neon

This bit displays the current quadrature encoder direction.

QENC_DIR	Meaning
0	Direction is negative
1	Direction is positive

QENC_INTRVL_IN RO, CON51[27], Karbon, Neon

This bit indicates the current status of the quadrature encoder if the system is in interval mode (see QENC_INTRVL_MODE).

QENC_INTRVL_IN	Meaning
0	System is not inside the interval. Encoder counter is not between QENC_INTRVL_LL and QENC_INTRVL_UL. Lines are not being acquired.
1	System is inside the interval. Encoder counter is between QENC_INTRVL_LL and QENC_INTRVL_UL. Lines are being acquired.

QENC_NEW_LINES

RO, CON51[28], Karbon, Neon

This bit indicates if the system is at an encoder count that corresponds to a new line. When QENC_NO_REAQ = 1, only lines that have not yet been scanned are acquired. This bit can be used to determine if new lines are being traversed, or if the system has backed up, and is revisiting old lines.

QENC_NEW_LINES	Meaning
0	The system is traversing lines that have already been visited. If QENC_NO_REAQ = 1, lines are not being acquired.
1	The system is traversing new lines. Lines are being acquired.

Encoder Divider

Chapter 6

6.1 Introduction

This section covers the encoder divider which supported on the Karbon-C and the Neon-CL. The purpose of Encoder Divider is to provide the ability to use an encoder running at one rate to drive a line scan camera at a different rate. This circuit is only useful for line scan cameras. The Encoder Divider can scale up or down the incoming encoder frequency. The encoder divider is fully programmable and is easily controlled from software and/or from camera configuration files.

The factor used to scaled the incoming encoder frequency does not have to be a whole number. For example, the encoder could be scaled by 0.03448 or 4.2666). Of course not all ration numbers in the available scaling range can be selected (there are an infinite number of them). However, a useful selection of values is available which should support most applications.

The Encoder Divider circuit takes as its input the selected encoder input (controlled by the register SELENC). The output of the encoder divider drives the same parts of the board the normal encoder usually does. The actual circuit(s) being driven depends on how the board is programmed. However, the Encoder Divider circuit can drive any of the following:

Horizontal CTAB (HCNT_RLS_ZERO = 1)
NTG (NTG_ONESHOT = 1, NTG_TRIG_MODE = 1)

Note: The Encoder Divider circuit described in this chapter replaces the previous circuit which could only divide the incoming encoder by an integer value and could not increase the encoder frequency. Please contact BitFlow if you have been using the previous on-board encoder divider.

6.2 Encoder Divider Details

6.2.1 Formula

The following formula shows the equation used to scale the incoming encoder rate into the camera's line rate:

$$F_{\text{out}} = F_{\text{in}} \frac{2^N}{M}$$

Where:

F_{out} = The frequency used to driver the camera or the NTG or the CTags

F_{in} = The encoder (input) frequency

N = An integer between 0 and 6 (set by the register ENC_DIV_N)

M = An integer between 1 and 1023 (set by the register ENC_DIV_M)

The above formula provides an effective scaling factor from 0.001 ($N = 0$, $M = 1023$) to 64 ($N = 6$, $M = 1$). Not every scaling factor can be acheived between these two extremes, and the scaling factors are not evenly distributed. However, a scaling factor can be generally found that meets the requirments of most applications.

6.2.2 Example

Let's assume that the encoder frequency (F_{in}) is 10 KHz and that we need an output (F_{out}) of ~30 KHz. This means that we need to multiply by 3. Set $N = 6$ and $M = 21$. This will a scaling factor of 3.048. The result is an effective line rate of 30.48 KHz.

6.2.3 Restrictions

Because the encoder divider uses a digital PLL run by a 50 MHz clock, not all encoder input frequencies can be accurately scaled. The PLL has been designed to work in most machine visions applications. Support, therefore, is provided for the following inpute frequency range:

Minimum input encoder frequency: 1.6 KHz

Maximum input encoder frequency: 300 KHz

6.2.4 PLL Locking

The encoder divider achieves its scaling using a PLL. By default the output waveform is locked to the input waveform. However, this locking can result in a small amount of jitter. To reduce the jitter, the output waveform can be run open loop. This mode is accessed by setting the register ENC_DIV_OPEN_LOOP to 1.

6.2.5 Handling Encoder Slow Down or Stopping

On some machine vision systems, the encoder is attached to a mechanism that may slow and/or stop. Any PLL has a limited range that it can track (based on the PLL master clock), outside of this range, the output signal can become unpredictable. The Encoder Divider circuit's master clock is 50 MHz, which makes the minimum frequency that it can accurately track around 1.6 KHz. In order to avoid this situation and handle encoder slow down/stop gracefully, the encoder divider has a limiting circuit that can be run in one of two different modes described in the following two sections.

Slow Tracking Mode (ENC_DIV_FORCE_DC = 0)

In this mode, when the input frequency goes below the minimum of 1.6 KHz, the Encoder Divider circuit's output will continue to track the input, but the output frequency will become a simple divider on the input frequency. In this mode the output will track the input using the following formula (the variables are the same as in Section 6.2.1)

$$F_{out} = \frac{F_{in}}{4M}$$

DC Mode (ENC_DIV_FORCE_DC = 1)

In this mode, the F_{in} goes below 1.6 KHz, F_{out} will go to DC. This means that when the input frequency goes below the minimum, the camera will be frozen, acquisition will stop. The board will stay in this state until F_{in} goes above 1.6 KHz. This is useful when the encoder is being driven by a stage that is travelling back and forth. At both ends of travel when the stage changes directions, the board will not acquire.

6.3 Encoder Divider Control Registers

The following table summarizes the registers:

Table 6-1 Encoder Divider Registers

Name	Locations	Purpose
ENC_DIV_M	CON6[27..18]	This controls the M factor in the Encoder Divider equation (see Section 6.2.1
ENC_DIV_N	CON19[18..17]	The controls the N factor the Encoder Divider equation
ENC_DIV_FORCE_DC	CON16[27]	Controls the behavior when Fin falls below the minimum. 0 = Output runs in simple divider mode. 1 = Output goes to DC.
ENC_DIV_OPEN_LOOP	CON16[28]	Controls whether the output signal phase of the Encoder Divider is lock to the input or is allowed to free run. 0 = Output phased locked to input. 1 = Ouput runs open loop.
ENC_DIV_FCLK_SEL	CON16[31..29]	Reserved for future support for alternate Encoder Divider PLL Master clock frequencies. Currently must be set to 0, which selects 50 MHz clock.

System Status

Chapter 7

7.1 Introduction

This chapter describes the system status report that the board supplies through its registers. The system status will help the users in setting up their system: the camera, the frame grabber, the cabling, the I/O and the software. The list of the status bits is given in the Table 7-1. If more information is available for a given specification there will be an entry in the column marked "Details". In addition, all of these registers are also described in Register Map chapter of this manual.

Table 7-1 Status Bits

Status Bits	Function and Relationship	Register	Details
AQSTAT	Acquisition status	CON3	Section 9.6
FACTIVE	Acquisition status, vertical active	CON3	Section 7.2
FCOUNT	Acquisition status, 3-bit frames counter	CON3	Section 7.2
LCOUNT	Camera status, LEN is toggling	CON4	Section 7.3
PCOUNT	Camera status, PCLK is toggling	CON4	Section 7.3
FENCOUNT	Camera status, FEN is toggling	CON4	Section 7.3
RD_TRIG_DIFF/TTL/OPTO	Trigger status	CON5	Section 7.4
RD_ENC_DIFF/TTL/OPTO	Encoder status	CON5	Section 7.4
TRIG_QUALIFIED	Selected trigger status	CON6	Section 7.5
VCOUNT	Acquisition status, VCTAB cycling	CON6	Section 7.6
HCOUNT	Acquisition status, HCTAB cycling	CON6	Section 7.6
LINES_TOGO	Acquisition status, current line in frame	CON19	Section 7.6
FIFO_EQ	Camera status, video value	CON20	Section 7.7
DEST_ADD	DMA running	CON22	Section 7.8

7.2 FACTIVE, FCOUNT

FACTIVE is 1 during the active vertical. It works for both area scan and line scan cameras. For both line scan and area scan cameras there is always a vertical size defined by ALPF.

FCOUNT is a 3-bit frame counter that is incremented by the rising edge of FACTIVE. It can be used to track acquisition, especially in triggered modes. FCOUNT works for both area scan and line scan cameras.

7.3 PCOUNT, LCOUNT, FENCOUNT

These three registers give an indication of the status the camera connected to the main connector:

PCOUNT is a 2-bit counter clocked by the camera's PCLK. Reading a constant value from this register indicates that the camera's clock does not reach the acquisition circuitry.

LCOUNT is a 2-bit counter clocked by the camera's LEN. Reading a constant value from this register indicates that the camera's LEN does not reach the acquisition circuitry.

FENCOUNT is a 2-bit counter clocked by the camera's FEN. Reading a constant value from this register indicates that the camera's FEN does not reach the acquisition circuitry.

7.4 RD_TRIG_DIFF/TTL/OPTO, RD_ENC_DIFF/TTL/OPTO

The level of all trigger and encoder inputs can be read at any time. This helps establish connection with external industrial equipment.

7.5 TRIG_QUALIFIED

The bit TRIG_QUALIFIED is the current active state of the current selected trigger. The trigger is selected by the SEL_TRIG register. Each individual input can be monitored via the corresponding RD_TRIG_XXX bit, but the TRIG_QUALIFIED always reports the state of the trigger input that is current being used by the acquisition circuitry.

7.6 VCOUNT, HCOUNT, LINES_TOGO

These three registers give feedback about the operation of the horizontal and vertical CTABs. VCOUNT is the address counter of the VCTAB. This register indicates the current VCTAB address.

HCOUNT is the 2 LSB of the HCTAB address counter. This register indicates only if the HCTAB is cycling. Reading a constant value on HCOUNT indicates that the HCTAB address is stuck.

LINES_TOGO specifies how more many lines there are till the end of the frame.

7.7 FIFO_EQ

This register gives the 8-bit value of the video from the first eight bits of the main connector. It is helpful to determine if the camera is reacting to light. Covering the camera's lens will yield a low value in this register. Pointing the camera to a light source will yield a high value in this register.

Note: This register is not available on all models.

7.8 DEST_ADD

This register gives the DMA destination address. During acquisition, this register should change. Reading a constant value from this register suggests that the DMA operation is not progressing.

Register and Memory Mapping

Chapter 8

8.1 Introduction

This section explains how the registers and the various chunks of memory are mapped and accessed on the Alta/Karbon/Neon and their virtual frame grabbers.

8.2 Memory Types

8.2.1 Registers

All registers are 64 bits wide and on 64-bit boundary. With the exception of the DPM, only data bits 31 to 0 are used, bits 63 to 32 are always "don't care". The DPM uses all 64 bits. Out of the lower 32 LSBs, some registers use only a portion of the bits. Registers can also be accessed as 32 bit wide. Little endian addressing is used, i.e. MSB is bits 63-56.

8.2.2 UART

The UART is 8 bit wide and its registers are on 64-bit boundary. The UART is only on the Karbon-CL and Neon.

8.2.3 DPM

The DPM is 64 bit wide. The DPM can be accessed as 64-bit (on 64-bit boundary) or as 32-bit wide (on 32-bit boundary) memory. During acquisition (GRAB/SNAP), the slave read from DPM is inhibited. In this case, data read will be always zero.

Note: The DPM is only accessible from host on the R64.

8.2.4 CTABs

The CTABs for the Karbon-CL and Karbon-CXP, Alta and Neon are implemented slightly differently than the R64. These CTABs are Run Length Encoded (RLE). The RLE CTABs are stored in the same address space as is used for the CTABs on the R64, however, only the first 256 locations are actually populated. This reason this works is that the RLE CTABs can compress the normal CTABs by a very large amount, considerably reduce that memory requirements for CTABs.

8.3 Memory Map

The following table illustrates the physical location of the various sections of memory on the board. The addresses are offset from the BAR1 PCI base address..

Memory	Address (hex)	Comment
CON0	00 80 00 00	download, clock control
CON1	00 00 00 00	Camera Control Register
CON2	00 02 00 00	Camera Control Register
CON3	00 04 00 00	Camera Control Register
CON4	00 06 00 00	Camera Control Register
CON5	00 08 00 00	Camera Control Register
CON6	00 0A 00 00	Camera Control Register
CON7	00 0C 00 00	Camera Control Register
CON8	00 0E 00 00	Camera Control Register
CON9	00 10 00 00	Camera Control Register
CON10	00 10 00 08	Camera Control Register
CON11	00 10 00 10	Camera Control Register
CON12	00 10 00 18	Camera Control Register
CON13	00 10 00 20	Camera Control Register
CON14	00 10 00 28	Camera Control Register
CON15	00 00 00 08	Camera Control Register
CON16	00 00 00 10	Camera Control Register
CON17	00 00 00 18	Camera Control Register
CON18	00 00 00 20	Camera Control Register
CON19	00 00 00 28	Camera Control Register
CON20	00 10 00 30	Camera Control Register
CON21	00 10 00 38	Camera Control Register
CON22	00 00 00 30	Camera Control Register
CON23	00 00 00 38	Camera Control Register
CON24	00 10 00 40	Camera Control Register
CON25	00 10 00 48	Camera Control Register
CON26	00 00 00 40	Camera Control Register
CON27	00 00 00 48	Camera Control Register
CON28	00 00 00 50	DMA Register
CON29	00 00 00 58	DMA Register
CON30	00 00 00 60	DMA Register
CON31	00 00 00 68	DMA Register
CON32	00 00 00 70	DMA Register
CON33	00 00 00 78	DMA Register
CON34	00 00 00 80	DMA Register
CON35	00 00 00 88	DMA Register
CON36	00 80 00 18	Alta/Neon Only
CON37	00 80 00 20	Alta/Neon Only
CON38	00 80 00 28	Neon Only
CON40	00 00 00 98	Alta Only

Memory	Address (hex)	Comment
CON41	00 00 00 A0	Alta Only
CON42	00 00 00 A8	Alta Only
CON43	00 00 00 B0	Alta Only
CON44	00 00 00 B8	Alta Only
CON45	00 00 00 C0	Alta Only
CON46	00 00 00 C8	Alta Only
CON47	00 00 00 D0	Alta Only
CON48	00 00 00 D8	Alta Only
CON49	00 00 00 E0	Alta Only
CON50	00 00 00 E8	Alta Only
CON51	00 00 00 F0	Camera Control Register
CON60	00 a0 00 00	Karbon-CXP Only
CON61	00 a0 00 08	Karbon-CXP Only
CON62	00 a0 00 10	Karbon-CXP Only
CON63	00 a0 00 18	Karbon-CXP Only
CON64	00 a0 00 20	Karbon-CXP Only
CON65	00 a0 00 28	Karbon-CXP Only
CON66	00 a0 00 30	Karbon-CXP Only
CON67	00 a0 00 38	Karbon-CXP Only
CTABS	00 20 00 00	Only first 256 address populated
DPM	00 50 00 00	Dual ported memory, R64 Only
UART	00 70 00 00	8 internal 8-bit registers on 64 bit boundary, Karbon-CL/Neon only
RO_INFOHI	00 80 00 08	R/O info, model/rev, etc.
RO_INFOLO	00 80 00 10	R/O info, model/rev, etc.
CON100	00 90 00 00	Karbon-CXP Only
to		
CON1023	00 90 1C D8	Karbon-CXP Only

The following pertains to the table above.

All registers are treated as 64 bits wide.

Two BARs are allocated for PCI access.

BAR0, is not currently used.

BAR1, memory mapped, 16M size, is used for access to registers, CTABs, DPM.

8.4 Downloading Firmware

On the Karbon-CL family, firmware is downloaded using a special downloader module. The downloader module always resident on the board. When flashing the FPGA, either the download module can be written or the real firmware (written to the board from the host) can be written to the chip.

On the Alta and Neon families, download is facilitated by writing to board resident SRAM. This SRAM is always available on the board and is accessed indirectly. Once the SRAM is loaded with new firmware, the board's FPGAs can be flashed directly from the SRAM.

On the Karbon-CXP firmware is not normally downloaded except when there is an update from the factory. The mechanism for downloading is similar to the Neon, however the power up FLASH memory is updated from the host using a special program (FWDownload). Contact BitFlow customer support for more information.

8.5 PCI Configuration Space and Model/Revision Information

Each family of boards has its own device ID as follows:

Alta - 0x5000

Karbon - 0x3000

Neon - 0x4000

Information about different models and board capabilities is stored in the INFO_HI and INFO_LO registers.

Camera Control Registers

Chapter 9

9.1 Introduction

This section enumerates all of the bitfields in all of the registers used to control the acquisition and external I/O. If you compare the Alta, Karbon-CL, Karbon-CXP, Neon and R64 manuals you will see that almost all of these registers are the same. There are only a few bits that are different between these two models, these will be indicated in the bitfield definitions. Registers that are related to DMA operations have their own chapters.

All of the registers are 32 bits wide. These wide registers are named CON0, CON1, etc. Each register is broken into one or more bitfields. Bitfields can be from one to 32 bits wide. Each bitfield controls a specific function on the board.

9.2 Bitfield definitions

9.2.1 Example Bitfield Definition

Here is what each bitfield definition looks like:

BITFIELD

R/W, CON0[7..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

Bitfield discussion.

9.2.2 Bitfield Definition Explanation.

The definitions is broken into three sections (see Table 9-1).

Table 9-1 Bitfield Sections.

Section	Meaning
Bitfield name	This is the name of the bitfield. This name is use to program this bitfield from software or from within and camera configuration file. When programming bitfields from software using a Peek or Poke function, the bitfield is preceded with "REG_". For example the bitfield CFREQ is referred to in software as REG_CFREQ.
Bitfield details	This section describes how the bitfield is accessed. The first part describes the how the bits can be accessed. For example R/W means the register can be both read and writen. See theTable 9-2 for details.The second part is the wide register that the bitfield is located in. In the example above this bitfield is in CON0. Following the wide register name is a bitfield location description, in hardware engineering format. For example, [7..0], means the bitfield has 8 bits, location in positions 0 to 7. Finally this section also indicates if the register is specific to only one product family.
Bitfield discussion	This section explains the purposed of the bitfield in detail. Usually meaning of every possible value of the bitfield is listed.

Table 9-2 explains the abbreviations used in the bitfield definitions.

Table 9-2 Abbreviations

Access	Meaning
R/W	Bitfield can be read and written.
RO	Bitfield can only be read. Writing to this bit has no effect.
WO	Bitfield can only be written. Reading from this bit will return meaningless values.
Karbon-CL	This bitfield is functional on the Karbon-CL.
Karbon-CXP	This bitfield is functional on the Karbon-CXP.
Neon	This bitfield is functional on the Neon
R64	This bitfield is functional on the R64 family.
Alta	This bitfield is functional on the Alta family.

9.3 CON0 Register

Bit	Name
0	CFGDATA
1	CFGSTATUS
2	CFGEN
3	CFGDONE
4	CFGCLOCK
5	FW_7MHZ
6	Reserved
7	POCL_EN
8	CFREQ
9	CFREQ
10	CFREQ
11	Reserved
12	L_CLKCON
13	L_CLKCON
14	SEL_UCLKC_7MHZ
15	RELOAD_FPGA
16	FW_SEL
17	FW_SEL
18	FW_SEL
19	CPLD_MODE
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

CFGDATA	R/W, CON0[0], R64 Used for downloading firmware.
CFGSTATUS	R/W, CON0[1], R64 Used for downloading firmware.
CFGGEN	R/W, CON0[2], R64 Used for downloading firmware.
CFGDONE	R/W, CON0[3], R64 Used for downloading firmware.
CFGLOCK	R/W, CON0[4], R64 Used for downloading firmware.
FW_7MHZ	RO, CON0[5], Alta, Karbon-CL, Neon, R64 If this bit is set, then the board has the update Firmware which can program the frequency of the UART clock to 7.3 MHz. If this bit is zero, then the board has the original firmware and the UART can only be driver by an 8 MHz clock. See also the bit: SEL_UCLK_7MHz.
POCL_EN	R/W, CON0[7], Neon, Karbon-CXP On the Neon, this bit turns the PoCL Safe Power system. This bit must be set to one in order to enable power to PoCL cameras. However, the system uses the Safe Power system, so a number of conditions must be met before power is actually applied to the camera. On the Karbon-CXP, this bit does not actually have any function but acts as a flag in the camera configuration file. If this bit is set in a camera file, then the software system will turn on the power for a CoaXPress camera.

CFREQ

R/W, CON0[10..8], Alta, Karbon-CL, Neon, R64

These bits control the frequency of the CLOCK generated on-board.

CFREQ	Frequency
0 (000b)	DC
1 (001b)	3.75 MHz
2 (010b)	7.5 MHz
3 (011b)	15 MHz
4 (100b)	24 MHz
5 (101b)	30 MHz
6 (110b)	48 MHz
7 (111b)	60 MHz

L_CLKCON

R/W, CON0[13..12], Alta, Karbon-CL, Neon, R64

These bits control the local bus clock frequency. For normal operation, this register should always be set for 0. The other codes are for test/diagnostics.

L_CLKCON	Frequency
0 (000b)	60 MHz
1 (001b)	48 MHz
2 (010b)	24 MHz
3 (011b)	Reserved

SEL_UCLK_7MHZ

R/W, CON0[14], Alta, Karbon-CL, Neon, R64

This bit selects the frequency that is used to driver the UART for serial communications. This functionality is only available on boards with update firmware. The bit FW_7MHZ can be used to check the version of the firmware.

SEL_UCLK_7MHZ	Frequency
0	8 MHz
1	7.3 MHz

RELOAD_FPGA WO, CON0[15], Karbon, Neon

Writing to this bit causes the FGPA to be reloaded from Flash memory. This bit should only be accessed from the driver as the PCI Configuration space is overwritten by this operation. This is not a user programmable bit.

FW_SEL R/W, CON0[18..16], Alta, Karbon-CL, Neon, R64

These bits are used to select different modes for a given type of firmware. For each major type of CCD tap configuration, there is a separate firmware file that is downloaded to the board. However, in some cases different manufacturers chose slightly different ways to implement the same tap configuration. In these cases this bitfield is used to select between the different modes. As the meaning for this bitfield differ for each firmware file, and these bits are rarely used, the specific definitions of this bitfield are not enumerated here.

CPLD_MODE R/W, CON0[19], Neon

On the Neon, the CPLD used to load the FPGAs has two modes. This bit is used to set the mode. This is not a user programmable bit.

9.4 CON1 Register

Bit	Name
0	VCNT_RLS_ZERO
1	VCNT_RLS_ZERO
2	VCNT_RLS_ZERO
3	VCNT_RST
4	VCNT_RST
5	VCNT_RST
6	VCNT_LD
7	VCNT_LD
8	VCNT_LD
9	VCNT_RLS_STK
10	VCNT_RLS_STK
11	VCNT_RLS_STK
12	ABORT_CON
13	ABORT_CON
14	ABORT_CON
15	NO_VB_WAIT
16	ACQ_CON
17	ACQ_CON
18	ACQ_CON
19	FREEZE_CON
20	FREEZE_CON
21	FREEZE_CON
22	ACQ_SAFETY
23	NO_RULE
24	INT_CTAB
25	INT_OVSTEP
26	INT_HW
27	INT_TRIG
28	INT_SER
29	INT_QUAD
30	INT_TRIGCON
31	INT_TRIGCON

VCNT_RLS_ZERO

R/W, CON1[2..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register controls how the Vertical CTAB counter (VCOUNT) is released from zero.

VCNT_RLS_ZERO	Meaning
0 (000b)	Normal operation. VCOUNT does not stick at zero.
1 (001b)	Edge Mode - VCOUNT sticks at zero. VCOUNT is released from zero by the leading edge of the trigger.
2 (010b)	Level Mode - VCOUNT sticks at zero only if the trigger is de-asserted. If trigger is asserted, then VCOUNT does not stick at zero. VCOUNT is released from zero by the leading edge of trigger.
3 (011b)	Reserved.

VCNT_RST

R/W, CON1[5..3], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register controls how the Vertical CTAB counter (VCOUNT) is reset to zero. In all modes the VCOUNT will also be reset by any of the following four signals/events:

- The SW_RESET
- The ABORT command
- The RST_HVCOUNT bit in CON4
- VCOUNT reaching a 1 in the VRESET CTAB

VCNT_RST	Meaning
0 (000b)	VCOUNT is reset by the End of Vertical Acquisition Window or by the VRESET column in the VCTAB.
1 (001b)	VCOUNT is reset by the de-assertion of the trigger (triggered termination) or the end of VAW or by the VRESET column in the VCTAB.
2 (010b)	VCOUNT is reset by the VRESET column in the VCTAB.
3 (011b)	VCOUNT is reset by the assertion of FEN or by the VRESET column in the VCTAB.
4 (100b)	VCOUNT is reset by the de-assertion of the trigger, or by the VRESET column in the VCTAB.

VCNT_LD

R/W, CON1[8..6], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This registers controls how the Vertical CTAB counter (VCOUNT) is loaded with the 8000h value.

VCNT_LD	Meaning
0 (000b)	No load operation performed.
1 (001b)	VCOUNT is loaded at the assertion of FEN qualified with the ENVLOAD column in the VCTAB.
2 (010b)	VCOUNT is loaded at the assertion of FEN.
3 (011b)	VCOUNT is loaded at the assertion of trigger.

VCNT_RLS_STK

R/W, CON1[11..9], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register controls the stick/release of the VCOUNT to/from address 7ff0h.

VCNT_RLS_STK	Meaning
0	VCOUNT does not stick at 7FF0h.
1	VCOUNT sticks at 7FF0h. It will be released from that address by a LOAD or RESET operation.

ABORT_CON

R/W, CON1[14..12], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register controls the ABORT operation of the Acquisition State Machine.

ABORT_CON	Meaning
0	Acquisition will be aborted by a host command.
1	Acquisition will be aborted by de-assertion of trigger of by a host ABORT command.

NO_VB_WAIT

R/W, CON1[15], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit has the following properties.

NO_VB_WAIT	Meaning
0	Wait for the Vertical Active Window before executing the Head Tag Quad.
1	Do not wait for the Vertical Active Window for executing the Head Tag Quad.

ACQ_CON

R/W, CON1[18..16], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register controls the execution of the acquisition command.

ACQ_CON	Meaning
0 (000b)	Acquisition is initiated by host writing the command.
1 (001b)	The acquisition command written by host will start executing at assertion of trigger (triggered acquisition). Only the SNAP and GRAB commands require a trigger to be latched. The FREEZE command will work normally.
2 (010b)	While the GRAB command is on, a frame will be acquired at the assertion of trigger.
3 (011b)	Continuous acquisition mode. Host commands are ignored. Data will be acquired continuously as long as the TRIGGER is asserted.
4 (100b)	A GRAB command will be issued every time the TRIGGER asserts. The GRAB can be terminated after a programmable number of frames by using the AQ_COUNT register. This mode initiated by manually issuing a GRAB command, and terminated after manually issuing a FREEZE. The AQ_STAT register will return GRAB mode as long as the board is in this mode, regardless of whether the board is actually grabbing or not.

FREEZE_CON

R/W, CON1[21..19], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register controls the FREEZE operation.

FREEZE_CON	Meaning
0 (000b)	FREEZE initiated by host command.
1 (001b)	FREEZE initiated by the Acquisition Counter or by the host command.
2 (010b)	FREEZE initiated by the de-assertion of trigger or by the host command.

ACQ_SAFETY

R/W, CON1[22], Alta, Karbon-CL, Karbon-CXP, Neon, R64

Future use

NO_RULE

R/W, CON1[23], R64

Test/diagnostic bit. For normal operation this bit should always be set to 0. When set to 1, the DMA engine will DMA data at maximum speed, regardless of whether the data is valid.

INT_CTAB

R/W, CON1[24], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This interrupt will be set by the interrupt bit in the VCTAB or by the host writing to this bit. The interrupt will be enabled if its corresponding mask, ENINT_CTAB, has been set to 1. This interrupt can be cleared by the host writing a 0 to this location. For the host to be able to write to this location, the CMDWRITE code must be set to 1.

INT_CTAB	Meaning
0	No interrupt from CTAB
1	Interrupt from CTAB asserted.

INT_OVSTEP

R/W, CON1[25], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This interrupt will be set if an overflow occurred in the FIFO or by the host writing to this bit. The interrupt will be enabled if its corresponding mask, ENINT_OVSTP, has been set to 1. This interrupt can be cleared by the host writing a 0 to this location. For the host to be able to write to this location, the CMDWRITE code must be set to 2.

INT_OVSTP	Meaning
0	No interrupt from overflow
1	Interrupt from overflow asserted.

INT_HW

R/W, CON1[26], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This interrupt will be set by a hardware exception, a loss of sync or by the host writing to this bit. The interrupt will be enabled if its corresponding mask, ENINT_HW, has been set to 1. This interrupt can be cleared by the host writing a 0 to this location. For the host to be able to write to this location, the CMDWRITE code must be set to 3.

INT_HW	Meaning
0	No interrupt from HW
1	Interrupt from HW asserted.

INT_TRIG

R/W, CON1[27], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This interrupt will be set by a trigger edge or by the host writing to this bit (see register INT_TRIGCON below). The interrupt will be enabled if its corresponding mask, ENINT_TRIG, has been set to 1. This interrupt can be cleared by the host writing a 0 to this location. For the host to be able to write to this location, the CMDWRITE code must be set to 4.

INT_TRIG	Meaning
0	No interrupt from trigger
1	Interrupt from trigger asserted.

INT_SER

RO, CON1[18], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This interrupt will be set by the on board UART that implements the serial communication protocol. The interrupt will be enabled if its corresponding mask, ENINT_SER, has been set to 1. This interrupt can be cleared by the host writing to the UART.

INT_SER	Meaning
0	No interrupt from UART
1	Interrupt from UART asserted.

INT_QUAD

R/W, CON1[29], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This interrupt will be set by a DMA QUAD or by the host writing to this bit. The interrupt will be enabled if its corresponding mask, ENINT_QUAD, has been set to 1. This interrupt can be cleared by the host writing a 0 to this location. For the host to be able to write to this location, the CMDWRITE code must be set to 5.

INT_QUAD	Meaning
0	No interrupt from QUAD
1	Interrupt from QUAD asserted.

INT_TRIGCON R/W, CON1[31..20], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register controls the trigger edge that will cause an interrupt:

INT_TRIGCON	Meaning
0 (00b)	reserved
1 (01b)	Assert interrupt on rising edge of trigger.
2 (10b)	Assert interrupt on falling edge of trigger.
3 (11b)	Assert interrupt on both the rising and the falling edge of the trigger.

9.5 CON2 Register

Bit	Name
0	HCNT_RLS_ZERO
1	HCNT_RLS_ZERO
2	HCNT_RLS_ZERO
3	HCNT_RST
4	HCNT_RST
5	HCNT_RST
6	HCNT_LD
7	HCNT_LD
8	HCNT_LD
9	HCNT_RLS_STK
10	HCNT_RLS_STK
11	HCNT_RLS_STK
12	RST_HVCOUNT
13	RST_DPM_ADDR
14	CTABHOLD
15	Reserved
16	CC1_CON
17	CC1_CON
18	CC1_CON
19	CC2_CON
20	CC2_CON
21	CC2_CON
22	CC3_CON
23	CC3_CON
24	CC3_CON
25	CC4_CON
26	CC4_CON
27	CC4_CON
28	CMDWRITE
29	CMDWRITE
30	CMDWRITE
31	QTBSRC

HCNT_RLS_ZERO

R/W, CON2[2..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register controls the release of the HCOUNT from zero.

HCNT_RLS_ZERO	Meaning
0	HCOUNT does not stop at 000h.
1	HCOUNT stops at 000h. It will be released by the assertion of the encoder.

HCNT_RST

R/W, CON2[5..3], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register controls the reset of the HCOUNT. In all cases, the HCOUNT will also be reset by any of the following functions:

SW_RESET
RST_HVCOUNT
ABORT command.

HCNT_RST	Meaning
0 (000b)	HCOUNT will be reset by the end of the Horizontal Active Window.
1 (001b)	HCOUNT will be reset by the assertion of FEN or the HRESET from the HCTAB.
2 (010b)	HCOUNT will be reset by the HRESET in the HCTAB.

HCNT_LD

R/W, CON2[8..6], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register controls the loading of the HCOUNT with 2000h.

HCNT_LD	Meaning
0 (000b)	HCOUNT will not be loaded.
1 (001b)	HCOUNT will be loaded by assertion of LEN if the ENHLOAD function in the HCTAB is set to 1.
2 (010b)	HCOUNT will be loaded by assertion of encoder if the ENHLOAD function in the HCTAB is set to 1.

HCNT_RLS_STK R/W, CON2[11..9], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register controls the HCOUNT sticking at 1FF0h.

HCNT_RLS_STK	Meaning
0	HCOUNT will not stick at 1FF0h.
1	HCOUNT will stick at 1FF0h. It will be released by a load or reset command.

RST_HVCOUNT WO, CON2[12], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit has the following properties.

RST_HVCOUNT	Meaning
0	Normal operation for HCOUNT, VCOUNT
1	Reset HCOUNT, VCOUNT..

RST_DPM_ADDR WO, CON2[13], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit has the following properties.

RST_DPM_ADDR	Meaning
0	Normal operation for DPM_ADDR
1	Reset DPM_ADDR..

CTABHOLD R/W, CON2[14], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit has the following properties.

CTABHOLD	Meaning
0	Normal operation for CTABs
1	Freeze outputs and operation of CTABs..

CCI_CON

R/W, CON2[18..16], Alta, Karbon-CL, Neon, R64

This register selects the signal steered to the CC1.

CC1_CON	Signal steered to CC1
0 (000b)	CT0 from CTAB
1 (001b)	CT1 from CTAB
2 (010b)	CT2 from CTAB
3 (011b)	Free running signal generated on-board
4 (100b)	Trigger input
5 (101b)	GPIN0
6 (110b)	0
7 (111b)	1

CC2_CON

R/W, CON2[21..19], Alta, Karbon-CL, Neon, R64

This register selects the signal steered to the CC2.

CC2_CON	Signal steered to CC2
0 (000b)	CT0 from CTAB
1 (001b)	CT1 from CTAB
2 (010b)	CT2 from CTAB
3 (011b)	Free running signal generated on-board
4 (100b)	Trigger Input
5 (101b)	GPIN0
6 (110b)	0
7 (111b)	1

CC3_CON R/W, CON2[24..22], Alta, Karbon-CL, Neon, R64

This register selects the signal steered to the CC3.

CC3_CON	Signal steered to CC3
0 (000b)	CT0 from CTAB
1 (001b)	CT1 from CTAB
2 (010b)	CT2 from CTAB
3 (011b)	Free running signal generated on-board
4 (100b)	Trigger input
5 (101b)	GPIN0
6 (110b)	0
7 (111b)	1

CC4_CON R/W, CON2[27..25], Alta, Karbon-CL, Neon, R64

This register selects the signal steered to the CC4. Note that this CC control is slightly different than the previous three. CC4 can be controlled by CT3. This changes allows all four CTs to be tied to a CC.

CC4_CON	Signal steered to CC4
0 (000b)	CT0 from CTAB
1 (001b)	CT1 from CTAB
2 (010b)	CT2 from CTAB
3 (011b)	Free running signal generated on-board
4 (100b)	Trigger input
5 (101b)	CT3 from CTAB
6 (110b)	0
7 (111b)	1

CMDWRITE

R/W, CON2[30..28], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This registers selects the interrupt bit to be modified by the host. While an interrupt's code is set, that interrupt can not be asserted by its source. It can be modified only by the host. This mechanism allows to perform reliable read-modify-write cycles.

CMDWRITE	Interrupt allowed for host access
0 (000b)	No interrupt can be accessed by host
1 (001b)	INT_CTAB
2 (010b)	INT_OVSTP
3 (011b)	INT_HW
4 (100b)	INT_TRIG
5 (101b)	INT_QTAB
6 (110b)	INT_EOF
7 (111b)	reserved

QTBSRC

RO, CON2[31], Alta, Karbon-CL, Karbon-CXP, Neon, R64

Always read back 1.

9.6 CON3 Register

Bit	Name
0	AQCMD
1	AQCMD
2	AQSTAT
3	AQSTAT
4	FACTIVE
5	FCOUNT
6	FCOUNT
7	FCOUNT
8	REV_DCC
9	REV_DCC
10	REV_DCC
11	REV_DCC
12	REV_DCC
13	REV_DCC
14	REV_DCC
15	REV_DCC
16	REV_DCC
17	REV_DCC
18	REV_DCC
19	REV_DCC
20	REV_DCC
21	REV_DCC
22	REV_DCC
23	REV_DCC
24	AUX_DETECT
25	GPIN0
26	GPIN1
27	GPIN2
28	GPIN3
29	GPIN4
30	SW
31	SW

AQCMD

R/W, CON3[1..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register is the acquisition command to be executed in the next frame.

AQCMD	Meaning
0 (00b)	FREEZE
1 (01b)	ABORT
2 (10b)	SNAP
3 (11b)	GRAB

AQSTAT

RO, CON3[3..2], Alta, Karbon-CL, Karbon-CXP, Neon, R64

The AQSTAT register describes the acquisition command currently being executed.

AQSTAT	Meaning
0 (00b)	FREEZE
1 (01b)	ABORT
2 (10b)	SNAP
3 (11b)	GRAB

FACTIVE

RO, CON3[4], Alta, Karbon-CL, Karbon-CXP, Neon, R64

FACTIVE	Meaning
0	Camera outside the Vertical Acquisition Window
1	Camera within the Vertical Acquisition Window

FCOUNT

RO, CON3[7..5], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This is a 3-bit modulo-8 counter. The counter is incremented by the start of the Vertical Acquisition Window. It is used as a debug/diagnostic tool.

REV_DCC

WO, CON3[23..8], Alta, Karbon-CL, Karbon-CXP, Neon, R64

FW revision.

AUX_DETECT RO, CON3[24], Karbon

This bit is set to a one if the Karbon auxiliary board is attached.

GPIN0 RO, CON3[25], Alta, Karbon-CL, Neon, R64

Controlled by inputs on the IO connector. The logical value applied to the corresponding pin will be reflected in this register. See also Section 13.4 for interfacing information.

GPIN1 RO, CON3[26], Alta, Karbon-CL, Neon, R64

Controlled by inputs on the IO connector. The logical value applied to the corresponding pin will be reflected in this register. See also Section 13.4 for interfacing information.

GPIN2 RO, CON3[27], Alta, Karbon-CL, Neon, R64

Controlled by inputs on the IO connector. The logical value applied to the corresponding pin will be reflected in this register. See also Section 13.4 for interfacing information.

GPIN3 RO, CON3[28], Alta, Karbon-CL, Neon, R64

Controlled by inputs on the IO connector. The logical value applied to the corresponding pin will be reflected in this register. See also Section 13.4 for interfacing information.

GPIN4 RO, CON3[29], Alta, Karbon-CL, Neon, R64

Controlled by inputs on the IO connector. The logical value applied to the corresponding pin will be reflected in this register. See also Section 13.4 for interfacing information.

SW RO, CON3[31..30], Alta, Karbon-CL, Karbon-CXP, Neon, R64

Current state of the switch.

9.7 CON4 Register

Bit	Name
0	ENINT_CTAB
1	ENINT_OVSTEP
2	ENINT_HW
3	ENINT_TRIG
4	ENINT_SER
5	ENINT_QUAD
6	EOF_IN_AQ
7	INT_ANY
8	ENINT_ALL
9	AUX_CAM
10	GPOUT0
11	GPOUT1
12	GPOUT2
13	GPOUT3
14	GPOUT4
15	GPOUT5
16	GPOUT6
17	RST_SER
18	OVS
19	RST_OVS
20	CL_DISABLE
21	LCOUNT
22	LCOUNT
23	PCOUNT
24	PCOUNT
25	FENCOUNT
26	FENCOUNT
27	POP_TOSS
28	PUMP_OFF
29	DMA_BUSY
30	HAW_START
31	VAW_START

ENINT_CTAB R/W, CON4[0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit has the following properties.

ENINT_CTAB	Meaning
0	CTAB interrupt disabled
1	CATB interrupt enabled

ENINT_OVSTEP R/W, CON4[1], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit has the following properties.

ENINT_OVSTEP	Meaning
0	OVERSTEP interrupt disabled
1	OVERSTEP interrupt enabled

ENINT_HW R/W, CON4[2], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit has the following properties.

ENINT_HW	Meaning
0	HW interrupt disabled
1	HW interrupt enabled

ENINT_TRIG R/W, CON4[3], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit has the following properties.

ENINT_TRIG	Meaning
0	Trigger interrupt disabled
1	Trigger interrupt enabled

ENINT_SER

R/W, CON4[4], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit has the following properties.

ENINT_SER	Meaning
0	UART interrupt disabled
1	UART interrupt enabled

ENINT_QUAD

R/W, CON4[5], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit has the following properties.

ENINT_QUAD	Meaning
0	QUAD interrupt disabled
1	QUAD interrupt enabled

EOF_IN_AQ

R/W, CON4[6], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit enables gating the INT_EOF interrupt with acquisition. This functionality makes it easier to write software that relies on the INT_EOF interrupt. Without this functionality, the INT_EOF interrupt would occur continuously based on the camera or trigger's timing, even if the board is not currently acquiring. In this case, the software will have to flush these interrupts out of the queue before starting acquisition. With this functionality enable, interrupts only occur during acquisition..

EOF_IN_AQ	Meaning
0	INT_EOF interrupt will be asserted unconditionally at the end of the frame.
1	INT_EOF interrupt will be asserted at the end of the frame only if the board is acquiring, i.e. only during SNAP/GRAB states.

INT_ANY

RO, CON4[7], Alta, Karbon, Neon

On the products that use the PLDA engine, this bit indicates that an interrupt was emitted by the board. This bit can be checked first to see if some event caused the interrupt, before inquiring other bits to see the actual cause of the interrupt.

ENINT_ALL

R/W, CON4[8], Alta, Karbon, Neon

This bit enables or disables all interrupts on boards that use the PLDA engine.

AUX_CAM R/W, CON4[8], R64

Future use.

GPOUT0 R/W, CON4[10], Alta, Karbon-CL, Neon, R64

The value written in this register will be reflected on the IO connector. See also CON8 for signals steered to the GPOUTs and Section 13.5 for electrical interfacing.

GPOUT1 R/W, CON4[11], Alta, Karbon-CL, Neon, R64

The value written in this register will be reflected on the IO connector. See also CON8 for signals steered to the GPOUTs and Section 13.5 for electrical interfacing.

GPOUT2 R/W, CON4[12], Alta, Karbon-CL, Neon, R64

The value written in this register will be reflected on the IO connector. See also CON8 for signals steered to the GPOUTs and Section 13.5 for electrical interfacing.

GPOUT3 R/W, CON4[13], Alta, Karbon-CL, Neon, R64

The value written in this register will be reflected on the IO connector. See also CON8 for signals steered to the GPOUTs and Section 13.5 for electrical interfacing.

GPOUT4 R/W, CON4[14], Alta, Karbon-CL, Neon, R64

The value written in this register will be reflected on the IO connector. See also CON8 for signals steered to the GPOUTs and Section 13.5 for electrical interfacing.

GPOUT5 R/W, CON4[15], Alta, Karbon-CL, Neon, R64

The value written in this register will be reflected on the IO connector. See also CON8 for signals steered to the GPOUTs and Section 13.5 for electrical interfacing.

GPOUT6 R/W, CON4[16], Alta, Karbon-CL, Neon, R64

The value written in this register will be reflected on the IO connector. See also CON8 for signals steered to the GPOUTs and Section 13.5 for electrical interfacing.

RST_SER

R/W, CON4[17], Alta, Karbon-CL, Neon, R64

This bit has the following properties.

RST_SER	Meaning
0	UART normal operation
1	UART's reset line asserted

OVS

RO, CON4[18], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This is a latched overstep bit.

OVS	Meaning
0	No overstep occurred since this bit was cleared
1	At least one overstep occurred since this bit was cleared

RST_OVS

R/W, CON4[19], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit has the following properties.

RST_OVS	Meaning
0	OVS bit in normal operation
1	OVS bit is reset

CL_DISABLE

R/W, CON4[20], Alta, Karbon-CL, Karbon-CXP, Neon, R64

For CL boards, this bit enables/disables the CL chips; used for diagnostics. For normal operation this bit should always be set to 0.

CL_DISABLE	Meaning
0	All CL receivers are enabled.
1	All CL receivers are disabled.

For CXP board, bit enables/disables the clock coming from the CXP engine; used for diagnostics. For normal operation this bit should always be set to 0.

CL_DISABLE	Meaning
0	Use CXP engine clock.
1	Use internal clock.

LCOUNT RO, CON4[22..21], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This is a 2-bit counter clocked by the LEN supplied by the Camera Link main connector. Reading this counter and observing changes between reads indicates an active LEN.

PCOUNT RO, CON4[24..23], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This is a 2-bit counter clocked by the PCLK supplied by the Camera Link main connector. Reading this counter and observing changes between reads indicates an active PCLK.

FENCOUNT RO, CON4[26..25], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This is a 2-bit counter clocked by the FEN supplied by the Camera Link main connector. Reading this counter and observing changes between reads indicates an active FEN.

POP_TOSS R/W, CON4[27], R64, Alta, Karbon-CL, Karbon-CXP, Neon, R64

For normal operation this bit should be set to 0. It is used for high-level clean-up.

POP_TOSS	Meaning
0	DMA engine's normal operation.
1	DMA engine flushes the receive FIFO without executing any QUADs.

PUMP_OFF R/W, CON4[28], R64, Alta, Karbon-CL, Karbon-CXP, Neon, R64

For normal operation this bit should be set to 0. It is used for high-level clean-up.

PUMP_OFF	Meaning
0	DMA engine's normal operation.
1	Inhibit DMA operation.

DMA_BUSY

RO, CON4[29], R64, Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit indicates the state of the DMA engine.

DMA_BUYS	Meaning
0	DMA engine is idle.
1	DMA engine is currently DMAing data.

HAW_START

R/W, CON4[30], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit has the following properties.

HAW_START	Meaning
0	The start of the Horizontal Active Window (HAW) is controlled by the start of the LEN.
1	The start of the Horizontal Active Window is controlled by the HSTART column in the HCTAB.

VAW_START

R/W, CON4[31], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit has the following properties.

VAW_START	Meaning
0	The start of the Vertical Active Window (VAW) is controlled by the start of the FEN.
1	The start of the Vertical Active Window is controlled by the VSTART column in the VCTAB.

9.8 CON5 Register

Bit	Name
0	SEL_TRIG
1	SEL_TRIG
2	TRIGPOL
3	SW_TRIG
4	SELENC
5	SELENC
6	ENCPOL
7	SW_ENC
8	RD_TRIG_DIFF
9	RD_TRIG_TTL
10	RD_TRIG_OPTO
11	RD_ENC_DIFF
12	RD_ENC_TTL
13	RD_ENC_OPTO
14	TRIGGER_DELAY
15	TRIGGER_DELAY
16	TRIGGER_DELAY
17	TRIGGER_DELAY
18	TRIGGER_DELAY
19	TRIGGER_DELAY
20	TRIGGER_DELAY
21	TRIGGER_DELAY
22	TRIGGER_DELAY
23	TRIGGER_DELAY
24	ENINT_EOF
25	INT_EOF
26	RD_FEN
27	CCSYNC
28	CCSYNC
29	CCSYNC
30	EN_TRIGGER
31	EN_ENCODER

SEL_TRIG

R/W, CON5[1..0], Alta, Karbon-CL, Neon, R64

Controls the source of the internal trigger signal.

SEL_TRIG	Meaning
0 (00b)	The trigger used by the board is the differential trigger on the IO connector.
1 (01b)	The trigger used by the board is the TTL trigger on the IO connector.
2 (10b)	The trigger used by the board is the opto-coupled trigger on the IO connector.
3 (11b)	The FEN signal on the CL1 connector will be used as trigger. When this mode is used, the register FENPOL is used to control the polarity of the trigger signal.

TRIGPOL

R/W, CON5[2], Alta, Karbon-CL, Neon, R64

This bit has the following properties.

TRIGPOL	Meaning
0	Trigger is asserted on the rising edge.
1	Trigger is asserted on the falling edge.

SW_TRIG

R/W, CON5[3], Alta, Karbon-CL, Neon, R64

The SW trigger is OR-ed with the external trigger. The polarity of the SW trigger is always active-HI. TRIGPOL has no effect on the SW trigger.

SW_TRIG	Meaning
0	SW trigger de-asserted.
1	SW trigger asserted.

SELENC R/W, CON5[5..4], Alta, Karbon-CL, Neon, R64

This bitfield has the following properties.

SELENC	Meaning
0 (00b)	The encoder used by the board is the differential encoder on the IO connector.
1 (01b)	The encoder used by the board is the TTL encoder on the IO connector.
2 (10b)	The encoder used by the board is the opto-coupled encoder on the IO connector.
3 (11b)	Reserved

ENCPOL R/W, CON5[6], Alta, Karbon-CL, Neon, R64

This bitfield has the following properties.

ENCPOL	Meaning
0	Encoder is asserted on rising edge.
1	Encoder is asserted on falling edge.

SW_ENC R/W, CON5[7], Alta, Karbon-CL, Neon, R64

The SW encoder is OR-ed with the external encoder. The polarity of the SW encoder is always active-HI. ENCPOL has no effect on the SW encoder

SW_ENC	Meaning
0	SW encoder de-asserted.
1	SW encoder asserted.

RD_TRIG_DIFF RO, CON5[8], Alta, Karbon-CL, Neon, R64

This register reflects the status of the differential trigger input on the IO connector, pins 1,2.

RD_TRIG_TTL RO, CON5[9], Alta, Karbon-CL, Neon, R64

This register reflects the status of the TTL trigger input on the IO connector, pin 3.

RD_TRIG_OPTO RO, CON5[10], Alta, Karbon-CL, Neon, R64

This register reflects the status of the opto-coupled trigger input on the IO connector, pins 4,5.

RD_ENC_DIFF RO, CON5[11], Alta, Karbon-CL, Neon, R64

This register reflects the status of the differential encoder input on the IO connector, pins 7,8.

RD_ENC_TTL RO, CON5[12], Alta, Karbon-CL, Neon, R64

This register reflects the status of the TTL encoder input on the IO connector, pin 9

RD_ENC_OPTO RO, CON5[13], Alta, Karbon-CL, Neon, R64

This register reflects the status of the opto-coupled encoder input on the IO connector, pins 10, 11.

TRIGGER_DELAY R/W, CON5[23..14], Alta, Karbon-CL, Karbon-CXP, Neon, R64

The number N written in this register will delay the trigger by 8N lines.

ENINT_EOF R/W, CON4[24], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bitfield has the following properties.

ENINT_EOF	Meaning
0	End of frame interrupt disabled.
1	End of frame interrupt enabled.

INT_EOF R/W, CON4[25], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This interrupt will be set by the acquisition state machine at the end of the frame (end of VAW). This ordinarily corresponds to the camera's end of frame. However, if the board is in start-stop triggered mode, this interrupt will also occur when the trigger de-asserts. The host writing a 1 to this bit will also cause an interrupt. The interrupt

will be enabled if its corresponding mask, ENINT_EOF, has been set to 1. This interrupt can be cleared by the host writing a 0 to this location. For the host to be able to write to this location, the CMDWRITE code must be set to 6.

INT_TRIG	Meaning
0	No interrupt from end of frame.
1	Interrupt from end of frame.

RD_FEN

RO, CON5[26], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register reflects the status of the FEN signal on the CL1 connector.

CC_SYNC

R/W, CON5[29..26], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register controls how the CC outputs are synchronized.

CCSYNC	Meaning
0 (000b)	CCs are not synchronized
1 (001b)	CCs are synchronized to the pixel clock of the primary camera
2 (010b)	CCs are synchronized to the pixel clock of the secondary camera
3 (011b)	Each set of CCs are synchronized to the pixel clock of their corresponding camera. In other words, the CCs on the primary connector are synchronized to the primary camera's pixel clock, and the CCs on the secondary camera are synchronized to secondary camera's pixel clock.
4 (100b)	Reserved
5 (101b)	Reserved
6 (110b)	Reserved
7 (111b)	Reserved

EN_TRIGGER

R/W, CON5[30], Alta, Karbon-CL, Neon, R64

This bitfield has the following properties.

EN_TRIGGER	Meaning
0	External (HW) selected trigger is disabled.
1	External (HW) selected trigger is enabled.

EN_ENCODER R/W, CON5[31], Alta, Karbon-CL, Neon, R64

This bitfield has the following properties.

EN_ENCODER	Meaning
0	External (HW) selected encoder is disabled.
1	External (HW) selected encoder is enabled.

9.9 CON6 Register

Bit	Name
0	VCOUNT
1	VCOUNT
2	VCOUNT
3	VCOUNT
4	VCOUNT
5	VCOUNT
6	VCOUNT
7	VCOUNT
8	VCOUNT
9	VCOUNT
10	VCOUNT
11	VCOUNT
12	VCOUNT
13	VCOUNT
14	VCOUNT
15	VCOUNT
16	VCOUNT
17	LAL
18	ENC_DIV, ENC_DIV_M
19	ENC_DIV, ENC_DIV_M
20	ENC_DIV, ENC_DIV_M
21	ENC_DIV, ENC_DIV_M
22	ENC_DIV, ENC_DIV_M
23	ENC_DIV, ENC_DIV_M
24	ENC_DIV, ENC_DIV_M
25	ENC_DIV, ENC_DIV_M
26	ENC_DIV, ENC_DIV_M
27	ENC_DIV, ENC_DIV_M
28	HCOUNT
29	HCOUNT
30	TRIG_QUALIFIED
31	Reserved

VCOUNT RO, CON6[16..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This is the value of the VCOUNT, the VCTAB’s address counter.

LAL R/W, CON6[17], Alta, Karbon-CL, Karbon-CXP, Neon, R64

LAL stands for Last Active Line. It controls the mode the VCOUNT is read.

LAL	Meaning
0	VCOUNT register reflects the current value of the VCOUNT.
1	VCOUNT register holds the last active line of the previous frame.

ENC_DIV R/W, CON6[27..18], R64

The encoder pulses will be divided down by the number written in this register. If, for example, ENC_DIV[] = 5, for every five pulses on the selected encoder, the divider will supply one pulse to the board. Programming this register to 0 or 1 will both divide by 1.

ENC_DIV_M R/W, CON6[27..18], Karbon-CL, Karbon-CXP, Neon, R64

This register represents the “M” parameter of the encoder divider equation. See Section 6.1 for more information.

HCOUNT R/W, CON6[29..28], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register reflects the current value of the two LSBs of the HCOUNT. Reading this register and observing changes in its value means that the HCOUNT is cycling.

TRIG_QUALIFIED RO, CON6[31], Alta, Karbon-CL, Neon, R64

This is the current state of the selected (via SEL_TRIG) trigger input.

9.10 CON7 Register

Bit	Name
0	AQ_COUNT
1	AQ_COUNT
2	AQ_COUNT
3	AQ_COUNT
4	AQ_COUNT
5	AQ_COUNT
6	AQ_COUNT
7	AQ_COUNT
8	AQ_COUNT
9	AQ_COUNT
10	AQ_COUNT
11	AQ_COUNT
12	AQ_COUNT
13	AQ_COUNT
14	AQ_COUNT
15	AQ_COUNT
16	AQ_COUNT
17	AQ_COUNT
18	AQ_COUNT
19	AQ_COUNT
20	SEL_REG_GEN
21	SEL_REG_GEN
22	GEN_ONESHOT
23	Reserved
24	TAG_BANK
25	TAG_BANK
26	TAG_BANK
27	TAG_BANK
28	TAG_BANK
29	TAG_BANK
30	NTG_TO_ENC
31	NTG_TO_TRIG

AQ_COUNT R/W, CON7[19..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

The number N written in this register is used to tell the acquisition logic to FREEZE acquisition after N frames have been acquired. The register FREEZE_CON code must be set to 1.

SEL_REG_GEN R/W, CON7[21..20], Alta, Karbon-CL, Karbon-CXP, Neon, R64

Future use.

GEN_ONESHOT R/W, CON7[22], R64

This bit controls the mode of the special signal generator available in the TVI camera specific firmware.

GEN_ONESHOT	Meaning
0	Signal generator is free running.
1	Signal generator synchronized to the external encoder signal.

TAG_BANK RO, CON7[29..24], R64

This is the calculated bank from the address generator latched by the TAG QUAD; diagnostics/test register.

NTG_TO_ENC R/W, CON7[30], Karbon-CL, Karbon-CXP, Neon

This bit provides the ability for the NTG timing generator to rung the encoder input directly. This bit overrides the selection made by the SEL_ENC bit..

NTG_TO_ENC	Meaning
0	The encoder circuit is driven by the selected external encoder source.
1	The encoder circuit is driven by the NTG.

NTG_TO_TRIG R/W, CON7[31], Karbon-CL, Karbon-CXP, Neon

This bit provides the ability for the NTG timing generator to rung the trigger input directly. This bit overrides the selection made by the SEL_TRIG bit..

NTG_TO_TRIG	Meaning
0	The trigger circuit is driven by the selected external trigger source.
1	The trigger circuit is driven by the NTG.

9.11 CON8 Register

Bit	Name
0	GPOUT0_CON
1	GPOUT0_CON
2	GPOUT0_CON
3	GPOUT1_CON
4	GPOUT1_CON
5	GPOUT1_CON
6	GPOUT2_CON
7	GPOUT2_CON
8	GPOUT2_CON
9	GPOUT3_CON
10	GPOUT3_CON
11	GPOUT3_CON
12	GPOUT4_CON
13	GPOUT4_CON
14	GPOUT4_CON
15	GPOUT5_CON
16	GPOUT5_CON
17	GPOUT5_CON
18	GPOUT6_CON
19	GPOUT6_CON
20	GPOUT6_CON
21	AFPDF
22	AFPDF
23	Reserved
24	RLE_LOAD_H
25	RLE_LOAD_H
26	RLE_LOAD_H
27	RLE_LOAD_H
28	RLE_LOAD_V
29	RLE_LOAD_V
30	RLE_LOAD_V
31	RLE_LOAD_V

GPOUT0_CON R/W, CON8[2..0], Alta, Karbon-CL, Neon, R64

This register selects the signal steered to GPOUT0 on the IO connector

GPOUT0_CON	Selected signal steered to GPOUT0
0 (000b)	GPOUT0 bit written by host in CON4
1 (001b)	CT0 from CTAB.
2 (010b)	CT1 from CTAB.
3 (011b)	CT2 from CTAB.
4 (100b)	CT3 from CTAB.
5 (101b)	Internally generated CLOCK (frequency controlled by CFREQ in CON1).
6 (110b)	Internally generated signal (frequency and duty-cycle controlled by CON17).
7 (111b)	The encoder input signal is routed to the GPOUT0 output signal.

GPOUT1_CON R/W, CON8[5..3], Alta, Karbon-CL, Neon, R64

This register selects the signal steered to GPOUT1 on the IO connector

GPOUT1_CON	Selected signal steered to GPOUT1
0 (000b)	GPOUT1 bit written by host in CON4
1 (001b)	CT0 from CTAB.
2 (010b)	CT1 from CTAB.
3 (011b)	CT2 from CTAB.
4 (100b)	CT3 from CTAB.
5 (101b)	Internally generated CLOCK (frequency controlled by CFREQ in CON1).
6 (110b)	Internally generated signal (frequency and duty-cycle controlled by CON17).
7 (111b)	The trigger input signal is routed to the GPOUT1 output signal.

GPOUT2_CON R/W, CON8[8..6], Alta, Karbon-CL, Neon, R64

This register selects the signal steered to GPOUT2 on the IO connector

GPOUT2_CON	Selected signal steered to GPOUT2
0 (000b)	GPOUT2 bit written by host in CON4
1 (001b)	CT0 from CTAB.
2 (010b)	CT1 from CTAB.
3 (011b)	CT2 from CTAB.
4 (100b)	CT3 from CTAB.
5 (101b)	Internally generated CLOCK (frequency controlled by CFREQ in CON1).
6 (110b)	Internally generated signal (frequency and duty-cycle controlled by CON17).
7 (111b)	reserved.

GPOUT3_CON R/W, CON8[11..9], Alta, Karbon-CL, Neon, R64

This register selects the signal steered to GPOUT3 on the IO connector

GPOUT3_CON	Selected signal steered to GPOUT3
0 (000b)	GPOUT3 bit written by host in CON4
1 (001b)	CT0 from CTAB.
2 (010b)	CT1 from CTAB.
3 (011b)	CT2 from CTAB.
4 (100b)	CT3 from CTAB.
5 (101b)	Internally generated CLOCK (frequency controlled by CFREQ in CON1).
6 (110b)	Internally generated signal (frequency and duty-cycle controlled by CON17).
7 (111b)	reserved.

GPOUT4_CON R/W, CON8[14..12], Alta, Karbon-CL, Neon, R64

This register selects the signal steered to GPOUT4 on the IO connector

GPOUT4_CON	Selected signal steered to GPOUT4
0 (000b)	GPOUT4 bit written by host in CON4
1 (001b)	CT0 from CTAB.
2 (010b)	CT1 from CTAB.
3 (011b)	CT2 from CTAB.
4 (100b)	CT3 from CTAB.
5 (101b)	Internally generated CLOCK (frequency controlled by CFREQ in CON1).
6 (110b)	Internally generated signal (frequency and duty-cycle controlled by CON17).
7 (111b)	reserved.

GPOUT5_CON R/W, CON8[17..15], Alta, Karbon-CL, Neon, R64

This register selects the signal steered to GPOUT5 on the IO connector

GPOUT5_CON	Selected signal steered to GPOUT5
0 (000b)	GPOUT5 bit written by host in CON4
1 (001b)	CT0 from CTAB.
2 (010b)	CT1 from CTAB.
3 (011b)	CT2 from CTAB.
4 (100b)	CT3 from CTAB.
5 (101b)	Internally generated CLOCK (frequency controlled by CFREQ in CON1).
6 (110b)	Internally generated signal (frequency and duty-cycle controlled by CON17).
7 (111b)	reserved.

GPOUT6_CON R/W, CON8[20..18], Alta, Karbon-CL, Neon, R64

This register selects the signal steered to GPOUT6 on the IO connector

GPOUT6_CON	Selected signal steered to GPOUT6
0 (000b)	GPOUT6 bit written by host in CON4
1 (001b)	CT0 from CTAB.
2 (010b)	CT1 from CTAB.
3 (011b)	CT2 from CTAB.
4 (100b)	CT3 from CTAB.
5 (101b)	Internally generated CLOCK (frequency controlled by CFREQ in CON1).
6 (110b)	Internally generated signal (frequency and duty-cycle controlled by CON17).
7 (111b)	reserved.

AFPDF R/W, CON8[22..21], Karbon, Neon

This register provides the ability from multiple camera frames to be DMAed as a single DMA frame. This helps reduce the interrupt rate for very high speed cameras.

AFPDF	Meaning
0 (00b)	1 camera frame per DMA frame
1 (01b)	16 camera frames per DMA frame
2 (10b)	128 camera frames per DMA frame
3 (11b)	1024 camera frames per DMA frame

RLE_LOAD_H R/W, CON8[27..24], Karbon-CL, Karbon-CXP, Neon

For boards that use RLE CTables, this register controls the location that the horizontal RLE counter jumps to when the LEN signal is asserted. The units of value in this bit-field is RLE entry, not the CTAB location. In other words, if the jump point is 0x8000 CTAB location, but the RLE entry for this location is 3, then this register should be programmed to 3.

RLE_LOAD_V R/W, CON8[31..28], Karbon-CL, Karbon-CXP, Neon

For boards that use RLE CTabs, this register controls the location that the vertical RLE counter jumps to when the FEN signal is asserted. The units of value in this bitfield is RLE entry, not the CTAB location. In other words, if the jump point is 0x20000 CTAB location, but the RLE entry for this location is 3, then this register should be programmed to 3.

9.12 CON9 Register

Bit	Name
0	MUX_REV
1	MUX_REV
2	MUX_REV
3	MUX_REV
4	MUX_REV
5	MUX_REV
6	MUX_REV
7	MUX_REV
8	MUX_REV
9	MUX_REV
10	MUX_REV
11	MUX_REV
12	TRIM
13	TRIM
14	TRIM
15	TRIM
16	FW_TYPE
17	FW_TYPE
18	FW_TYPE
19	FW_TYPE
20	DISPLAY
21	CLIP
22	SHORT_FRAME
23	RST_CALC_BANK
24	CALC_BANK
25	CALC_BANK
26	CALC_BANK
27	CALC_BANK
28	CALC_BANK
29	CALC_BANK
30	ACPL_MUL
31	ACPL_MUL

MUX_REV RO, CON9[11..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64
Firmware revision.

TRIM R/W, CON9[15..12], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit field will delay the LEN relative to the video. The delay, in units of pixels, equals the number programmed in the TRIM[] field.

The net effect for a simple, one tap camera will be a shifting to the left of the displayed image. For multi-tap cameras the visual effect is more complex and depends on the CCD architecture.

The purpose of this bit field is to align the image presented by the different taps. This bit field has the opposite effect of the DELAY field in CON14.

TRIM	Meaning
0 (000b)	LEN is not delayed
1 (001b)	LEN is delayed by 1 clocks
2 (010b)	LEN is delayed by 2 clocks
3 (011b)	LEN is delayed by 3 clocks
4 (100b)	LEN is delayed by 4 clocks
5 (101b)	LEN is delayed by 5 clocks
6 (110b)	LEN is delayed by 6 clocks
7 (111b)	LEN is delayed by 7 clocks

FW_TYPE RO, CON9[19..16], Alta, Karbon-CL, Karbon-CXP, Neon, R64
Firmware type.

DISPLAY R/W, CON9[20], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit controls the acquisition of data that is more than 8 bits/pixel. When this bit is set, only the 8 LSB of the data will be acquired in each lane. To be able to display the 8 MSB (or any other consecutive group of 8 bits), the data must be shifted accordingly with the barrel shifter. For 9 to 16-bit cameras, setting this bit will result in an 8-bit dis-

playable pixel. For high bit depth color cameras, setting this bit will result in a 24-bit color displayable pixel. In both cases, the barrel shifter must be set correctly to get the displayable bits out of the incoming pixels.

DISPLAY	Meaning
0	Acquire full bit depth.
1	Acquire 8 LSBs of each data lane.

CLIP

R/W, CON9[21], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit will clip the upper and lower 15 gray levels. This is useful for displaying gray level images on VGA monitors set in 256 colors mode. The upper and lower 15 gray levels are dedicated to Windows graphics.

CLIP	Meaning
0	Acquire data as is.
1	Clip upper and lower 15 gray levels to 240 and 15 respectively.

SHORT_FRAME

R/W, CON9[22], Alta, Karbon-CL, Karbon-CXP, Neon, R64

Future use.

RST_CALC_BANK

R/W, CON9[23], Alta, Karbon-CL, Karbon-CXP, Neon, R64

For normal operation this bit should be 0.

RST_CALC_BANK	Meaning
0	Normal operation
1	Reset the calculated starting bank.

CALC_BANK

RO, CON9[29..24], Alta, Karbon-CL, Karbon-CXP, Neon, R64

Value of the current calculated starting bank.

ACPL_MUL

R/W, CON9[31..30], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register is used to increase the maximum line size the board can acquire. The settings act as multiplier for the ACPL (Active Clocks Per Line) register.

ACPL_MUL	Meaning
0 (00b)	Normal operation. ACPL is used as is
1 (01b)	ACPL is multiplied by 2
2 (10b)	Reserved
3 (11b)	Reserved

9.13 CON10 Register

Bit	Name
0	ACPL
1	ACPL
2	ACPL
3	ACPL
4	ACPL
5	ACPL
6	ACPL
7	ACPL
8	ACPL
9	ACPL
10	ACPL
11	ACPL
12	ACPL
13	ACPL
14	ACPL
15	ACPL
16	ACPL
17	FORMAT
18	FORMAT
19	FORMAT
20	FORMAT
21	FORMAT
22	VID_SOURCE
23	VID_SOURCE
24	VID_SOURCE
25	VID_SOURCE
26	PIX_DEPTH
27	PIX_DEPTH
28	PIX_DEPTH
29	PIX_DEPTH
30	PIX_DEPTH
31	FORCE_8BIT

ACPL

R/W, CON10[16..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register defines the Active Clocks Per Line of the horizontal acquisition window. Let's assume for example a single tap camera with 2K pixels per line. If we want to acquire 400 pixels per line, the ACLP will be programmed to 400. For a 2-tap odd-even pixels camera, with 2K pixels per line, to acquire 400 pixels the ACLP will be programmed with the value 200, as for every clock the camera supplies two pixels.

FORMAT

RO, CON10[21..17], Alta, Karbon-CL, Neon, R64

This register defines the camera(s) format in terms of taps and scanning architecture. For every FORMAT there is an associated firmware that is downloaded in the FPGAs. The firmware is identified in the camera file by the FORMAT.

FORMAT	Firmware Name	Format Description
0 (00000b)	MUX	1 tap cameras
1 (00001b)	MUX_2TOEP	2 taps, odd-even pixels
2 (00010b)	MUX_2TOEL	2 taps, odd-even lines
3 (00011b)	MUX_2TS	2 taps, segmented
4 (00100b)	MUX_2TS1RI	2 taps, segmented, right inverted
5 (00101b)	MUX_4TS	4 taps, segmented
6 (00110b)	MUX_4T2S2RIOEP	4 taps, odd-even pixels, right taps inverted
7 (00111b)	MUX_4TQ2RI2BU	4 quads, right quads inverted, bottom quads upside down
8 (01000b)	MUX_2CAM	2 cameras: 1 tap each
9 (01001b)	MUX_2CAM_2TOEP	2 cameras: 2 taps, odd-even pixels
10 (01010b)	MUX_2CAM_2TS1RI	2 cameras: 2 taps, segmented, right-inverted
11 (01011b)	MUX_2CAM_2TS	2 cameras: 2 taps, segmented
12 (01100b)	MUX_2CAM_2TOEL	2 cameras: 2 taps, odd-even lines
13 (01101b)	MUX_8TS	8 taps, segmented
14 (01110b)	MUX_BAY	Bayer decoder, 1 tap 8 bit
15 (01111b)	MUX_BAY_OE	Bayer decoder, 2 taps, odd-even pixels
16 (10000b)	MUX_BAY_2TS	Bayer decoder, 2 taps, segmented
17 (10001b)	MUX_4WI	4 taps, 4-way interleaved
18 (10010b)	MUX_2TOEPI	2 taps, odd-even pixels, both inverted
19 (10011b)	MUX_1TI	1 tap, inverted
20 (10100b)	MUX_8WI	8 taps, 8-way interleaved

FORMAT	Firmware Name	Format Description
21 (10101b)	MUX_BAY_2TS_RI	Bayer decoder, 2 taps, segmented, right inverted
22 (10110b)	MUX_4TS2RI	Four taps, segmented, right two taps inverted
23 (10111b)	MUX_8TSOEP4RI	Eight taps, segments, odd/even pixel, for right taps inverted
24 (11000b)	MUX_10WI	Ten taps, interleaved

VID_SOURCE

R/W, CON10[25..22], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register defines the video source and the pattern for the synthetic video. The synthetic patterns appear on all 8 taps, except for code 9.

VID_SOURCE	Video source
0 (0000b)	Camera
1 (0001b)	Camera, special mode for cameras that do not assert the VALID signal.
2 (0010b)	reserved
3 (0011b)	Synthetic horizontal static wedge
4 (0100b)	Synthetic dynamic wedge
5 (0101b)	Synthetic 00h
6 (0110b)	Synthetic FFh
7 (0111b)	Synthetic AAh
8 (1000b)	Synthetic 55h
9 (1001b)	Synthetic ABCDEF0123456789h
10 (1010b)	Synthetic vertical static wedge

PIX_DEPTH

R/W, CON10[30..26], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register defines the pixel depth as well as the color order and packing mode for RGB cameras.

PIX_DEPTH	Bit/pixel, color order and packing
0 (0000b)	8 bits
1 (0001b)	10 bits
2 (0010b)	12 bits
3 (0011b)	14 bits
4 (0100b)	16 bits
5 (0101b)	3x8 bits BGR, DMAed as 32 bits, upper MSB set to 00h
6 (0110b)	3x8 bits BGR, DMAed as 24 bits (packed)
7 (0111b)	3x10 bits RGB, DMAed as 32 bits, display mode is 24 bits
8 (1000b)	3x12 bits RGB, DMAed as 48 bits (packed), display mode is 24 bits
9 (1001b)	32 bits
10 (1010b)	64 bits
11 (1011b)	3x8 bits RGB, DMAed as 32 bits, upper MSB set to 00h
12 (1100b)	3x8 bits RGB, DMAed as 24 bits (packed)
13 (1101b)	3x10 BGR, DMAed as 32 bits, display mode is 24 bits
14 (1110b)	3x12 BGR, DMAed as 48 bits (packed), display mode is 24 bits

FORCE_8BIT

R/W, CON10[31], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bitfield has the following properties.

FORCE_8BIT	Meaning
0 (000b)	Normal operation
1 (001b)	Only 8 LSB of pixel will be acquired

9.14 CON11 Register

Bit	Name
0	ALAST_ADD
1	ALAST_ADD
2	ALAST_ADD
3	ALAST_ADD
4	ALAST_ADD
5	ALAST_ADD
6	ALAST_ADD
7	ALAST_ADD
8	ALAST_ADD
9	ALAST_ADD
10	ALAST_ADD
11	ALAST_ADD
12	ALAST_ADD
13	ALAST_ADD
14	ALAST_ADD
15	DPM_WP
16	BLAST_ADD
17	BLAST_ADD
18	BLAST_ADD
19	BLAST_ADD
20	BLAST_ADD
21	BLAST_ADD
22	BLAST_ADD
23	BLAST_ADD
24	BLAST_ADD
25	BLAST_ADD
26	BLAST_ADD
27	BLAST_ADD
28	BLAST_ADD
29	BLAST_ADD
30	BLAST_ADD
31	UART_MASTER

ALAST_ADD	RO, CON11[14..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64 Last address for lane A (used for diagnostics).
DPM_WP	R/W, CON11[15], Alta, Karbon-CL, Karbon-CXP, Neon, R64 Prevents the DPM memory from be written by the acquisition engine. Should normally be set to 0.
BLAST_ADD	RO, CON11[30..16], Alta, Karbon-CL, Karbon-CXP, Neon, R64 Last address for lane B (used for diagnostics).
UART_MASTER	R/W, CON11[31], Karbon-CL This bit controls which Karbon VFG is in control of the UART. Poke this bit to one in order to take control of the UART.

9.15 CON12 Register

Bit	Name
0	CLAST_ADD
1	CLAST_ADD
2	CLAST_ADD
3	CLAST_ADD
4	CLAST_ADD
5	CLAST_ADD
6	CLAST_ADD
7	CLAST_ADD
8	CLAST_ADD
9	CLAST_ADD
10	CLAST_ADD
11	CLAST_ADD
12	CLAST_ADD
13	CLAST_ADD
14	CLAST_ADD
15	Reserved
16	DLAST_ADD
17	DLAST_ADD
18	DLAST_ADD
19	DLAST_ADD
20	DLAST_ADD
21	DLAST_ADD
22	DLAST_ADD
23	DLAST_ADD
24	DLAST_ADD
25	DLAST_ADD
26	DLAST_ADD
27	DLAST_ADD
28	DLAST_ADD
29	DLAST_ADD
30	DLAST_ADD
31	RGBHSI

CLAST_ADD RO, CON11[14..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

Last address for lane C (used for diagnostics).

DLAST_ADD R/W, CON11[30..16], Alta, Karbon-CL, Karbon-CXP, Neon, R64

Last address for lane D (used for diagnostics).

RGBHSI R/W, CON11[31], Alta

On boards that can do real time color conversion from RGB to HSI color space, the board controls what color space is put out..

RGBHSI	Meaning
0	Output RGB
1	Output HSI

9.16 CON13 Register

Bit	Name
0	VIDEO_MASK
1	VIDEO_MASK
2	VIDEO_MASK
3	VIDEO_MASK
4	VIDEO_MASK
5	VIDEO_MASK
6	VIDEO_MASK
7	VIDEO_MASK
8	VIDEO_MASK
9	VIDEO_MASK
10	VIDEO_MASK
11	VIDEO_MASK
12	VIDEO_MASK
13	VIDEO_MASK
14	VIDEO_MASK
15	VIDEO_MASK
16	VIDEO_MASK
17	VIDEO_MASK
18	VIDEO_MASK
19	VIDEO_MASK
20	VIDEO_MASK
21	VIDEO_MASK
22	VIDEO_MASK
23	VIDEO_MASK
24	VIDEO_MASK
25	VIDEO_MASK
26	VIDEO_MASK
27	VIDEO_MASK
28	VIDEO_MASK
29	VIDEO_MASK
30	VIDEO_MASK
31	VIDEO_MASK

VIDEO_MASK R/W, CON13[31..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

With the aid of this mask, individual bits in the video data stream can be set to 0. The 32 bit mask is duplicated for the 32 MSB of a 64 bit word.

Bit N in VIDEO_MASK	Meaning
0	Set bit N to 0
1	Pass bit N as is

9.17 CON14 Register

Bit	Name
0	SWRESET
1	FENPOL
2	LENPOL
3	BUTTONS
4	BUTTONS
5	BUTTONS
6	BUTTONS
7	BUTTONS
8	BUTTONS
9	BUTTONS
10	BUTTONS
11	BUTTONS
12	BUTTONS
13	BUTTONS
14	BUTTONS
15	BUTTONS
16	SHIFT_RAW
17	SHIFT_RAW
18	SHIFT_RAW
19	SHIFT_RAW
20	SHIFT_RAW_LEFT
21	DELAY
22	DELAY
23	DELAY
24	SWAP
25	UART_CON
26	UART_CON
27	Reserved
28	DPM_SPLIT
29	DPM_SPLIT
30	DPM_SPLIT
31	DPM_SPLIT

SW_RESET

WO, CON14[0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

Reset the acquisition state machine. This bit will always read back 0.

SW_RESET	Meaning
0	Reset de-asserted
1	General reset to acquisition circuitry.

FENPOL

R/W, CON14[1], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bitfield has the following properties.

FENPOL	Meaning
0	FEN is asserted on rising edge.
1	FEN is asserted on falling edge.

LENPOL

R/W, CON14[2], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bitfield has the following properties.

LENPOL	Meaning
0	LEN is asserted on rising edge.
1	LEN is asserted on falling edge.

BUTTONS

R/W, CON14[15..3], Alta, Karbon-CL, Karbon-CXP, Neon, R64

R/W register for test/diagnostics.

SHIFT_RAW

R/W, CON14[19..16], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register defines for the barrel shifter the amount of shift for the data to be acquired

SHIFT_RAW_LEFT

R/W, CON14[20], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register defines for the barrel shifter the shift direction for the data to be acquired.

SHIFT_RAW_LEFT	Meaning
0	Shift right
1	Shift left

DELAY

R/W, CON14[23..21], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register is used for aligning the Horizontal Active Window (HAW) relative the Line Enable signal (LEN). If the first active pixel occurs simultaneously with the assertion of LEN, then no delay is needed. If the first active pixel occurs between 1 and 7 clocks later than LEN, the DELAY register must be programmed accordingly. The CTABs can be used to compensate for delays over 7 clocks. However, the granularity of the CTABs is 8 clocks, so both DELAY and the CTABs may have to be used in together to accommodate for some delays.

The net effect for a simple, one tap camera will be a shifting to the right of the displayed image. For multi-tap cameras the visual effect is more complex and depends on the taps architecture. All taps are delayed by the same amount.

The purpose of this bit field is to align the image presented by the different taps. This bit field has the opposite effect of the TRIM field in CON9.

DELAY	Meaning
0 (000b)	HAW is not delayed
1 (001b)	HAW is delayed by 1 clocks
2 (010b)	HAW is delayed by 2 clocks
3 (011b)	HAW is delayed by 3 clocks
4 (100b)	HAW is delayed by 4 clocks
5 (101b)	HAW is delayed by 5 clocks
6 (110b)	HAW is delayed by 6 clocks
7 (111b)	HAW is delayed by 7 clocks

SWAP

R/W, CON14[24], Alta, Karbon-CL, Karbon-CXP, Neon, R64

Future use.

UART_CON R/W, CON14[26..25], Alta, Karbon-CL, Neon, R64

This register will control the connection of the serial ports of the two camera Link connectors.

UART_CON	Connection
0 (00b)	On-board UART connected to CL serial port of main connector
1 (01b)	On-board UART connected to CL serial port of auxiliary connector
2 (10b)	Serial port of main connector CL connected to external serial port, through the IO connector.
3 (11b)	Serial port of auxiliary connector CL connected to external serial port, through the IO connector

DPM_SPLIT R/W, CON14[31..28], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register controls how incoming data is written to the DPM.

DPM_SPLIT	Mode
0 (0000b)	Normal mode
1 (0001b)	Each tap's output is split in half.
2 (0010b) to 14 (1110b)	Reserved
15 (1111b)	Each tap's output is written in 4K chunks

9.18 CON15 Register

Bit	Name
0	QENC_INTRVL_LL
1	QENC_INTRVL_LL
2	QENC_INTRVL_LL
3	QENC_INTRVL_LL
4	QENC_INTRVL_LL
5	QENC_INTRVL_LL
6	QENC_INTRVL_LL
7	QENC_INTRVL_LL
8	QENC_INTRVL_LL
9	QENC_INTRVL_LL
10	QENC_INTRVL_LL
11	QENC_INTRVL_LL
12	QENC_INTRVL_LL
13	QENC_INTRVL_LL
14	QENC_INTRVL_LL
15	QENC_INTRVL_LL
16	QENC_INTRVL_LL
17	QENC_INTRVL_LL
18	QENC_INTRVL_LL
19	QENC_INTRVL_LL
20	QENC_INTRVL_LL
21	QENC_INTRVL_LL
22	QENC_INTRVL_LL
23	QENC_INTRVL_LL
24	QENC_DECODE
25	QENC_AQ_DIR
26	QENC_AQ_DIR
27	QENC_INTRVL_MODE
28	QENC_NO_REAQ
29	QENC_DUAL_PHASE
30	SCAN_STEP_TRIG
31	QENC_RESET

QENC_INTRVL_LL R/W, CON15[23..0], Karbon-CL, Karbon-CXP, Neon

This register contains the lower limit value that is used to start acquisition when the system is in interval mode (see QENC_INTRVL_MODE).

QENC_DECODE R/W, CON15[24], Karbon-CL, Karbon-CXP, Neon

This bit determines how often the quadrature counter is incremented.

QENC_DECODE	Meaning
0	Counter increments on the rising edge of input A and the rising edge of input B. This is also called "2x" modes.
1	Counter increments on both the rising and falling edge of A and both the rising and falling edge of B. This is also called "4x" mode.

QENC_AQ_DIR R/W, CON15[26..25], Karbon-CL, Karbon-CXP, Neon

This bit controls which quadrature encoder direction is used for acquisition.

QENC_AQ_DIR	Meaning
0 (00b)	Lines are acquired in both directions
1 (01b)	Lines are acquired only in the positive direction.
2 (10b)	Lines are acquired only in the negative direction.
3 (11b)	Reserved

QENC_INTRVL_MODE R/W, CON15[27], Karbon-CL, Karbon-CXP, Neon

When this bit is 1, interval mode is turned on. When interval mode is on, lines are only capture when the encoder counter is between the lower limit (set by QENC_INTRVL_LL) and the upper limit (set by QENC_INTRVL_UL). If the counter is outside of this range, lines are not acquired. Whether lines are acquired as the counter increments through the interval, or decrements through the interval, or in both directions is controlled by QENC_AQ_DIR.

QENC_NO_REAQ R/W, CON15[28], Karbon-CL, Karbon-CXP, Neon

This bit controls how the quadrature encoder system handles the situation where the encoder does not smoothly increase (or decrease if QENC_AQ_DIR = 1). If there is "jitter" in the encoder signal, often caused by problems with the mechanical systems, it is possible for the board to acquire the same line or lines more than once as the

mechanical system backs up and moves forward (jitter). This re-acquisition can cause problems as the resulting images will have distortions and will not accurately represent the object in front of the camera.

Programming this bit to a 1 turns on the no-reacquisition circuit. This circuit eliminates this problem as each line in the image will only be acquired once, regardless of how much jitter occurs in the quadrature encoder input. The circuit does this by making sure that only one line is acquired for each encoder counter value. If the quadrature encoder backs up, and then moves forward, the board will not acquire lines until a new encoder counter value is reached.

This system handles any amount of jitter, regardless of how many times the counter passes through a value, or to what extremes the counter goes. New lines will only be acquired when new values are reached.

Once the entire frame has been acquired, the system must be reset. The system can always be reset by poking QENC_RESET to 1. There are also ways that the system can automatically be reset, see QENC_RESET_MODE.

QENC_NO_REAQ	Meaning
0	Lines are acquired every change in the encoder counter (as controlled by QENC_AQ_DIR)
1	Lines are only acquired when the encoder counter reaches new values (also controlled by QENC_AQ_DIR)

QENC_DUAL_PHASE

R/W, CON15[29], Karbon-CL, Karbon-CXP, Neon

This bit controls which type of encoder is attached.

QENC_DUAL_PHASE	Meaning
0	A single phase encoder is attached
1	A quadrature encoder is attached

SCAN_STEP_TRIG

R/W, CON15[30], Karbon-CL, Karbon-CXP, Neon

The scan step circuit uses the encoder to generate a trigger to the system. The scan step trigger generates a trigger every N lines (N is set in the SCAN_STEP register).

SCAN_STEP_TRIG	Meaning
0	Trigger comes of the normal source
1	Trigger comes from the scan step circuit

QENC_RESET

WO, CON15[31], Karbon-CL, Karbon-CXP, Neon

Poking this bit to a 1 resets the entire quadrature encoder system.

9.19 CON16 Register

Bit	Name
0	QENC_INTRVL_UL
1	QENC_INTRVL_UL
2	QENC_INTRVL_UL
3	QENC_INTRVL_UL
4	QENC_INTRVL_UL
5	QENC_INTRVL_UL
6	QENC_INTRVL_UL
7	QENC_INTRVL_UL
8	QENC_INTRVL_UL
9	QENC_INTRVL_UL
10	QENC_INTRVL_UL
11	QENC_INTRVL_UL
12	QENC_INTRVL_UL
13	QENC_INTRVL_UL
14	QENC_INTRVL_UL
15	QENC_INTRVL_UL
16	QENC_INTRVL_UL
17	QENC_INTRVL_UL
18	QENC_INTRVL_UL
19	QENC_INTRVL_UL
20	QENC_INTRVL_UL
21	QENC_INTRVL_UL
22	QENC_INTRVL_UL
23	QENC_INTRVL_UL
24	QENC_REAQ_MODE
25	QENC_REAQ_MODE
26	QENC_RESET_REAQ
27	ENC_DIV_FORCE_DC
28	ENC_DIV_OPEN_LOOP
29	ENC_DIV_FCLK_SEL
30	ENC_DIV_FCLK_SEL
31	ENC_DIV_FCLK_SEL

QENC_INTRVL_UL R/W, CON16[23..0], Karbon-CL, Karbon-CXP, Neon

This register contains the upper limit value that is used to start acquisition when the system is in interval mode (see QENC_INTRVL_MODE).

QENC_REAQ_MODE R/W, CON16[25..24], Karbon-CL, Karbon-CXP, Neon

This bit controls how the circuit that prevents re-acquisition from encoder jitter is reset. Re-acquisition is prevented by keeping a list of lines that have been acquired, and making sure the only lines that are not on the list are acquired. Once the entire frame is acquired, there must be some way to reset the list, otherwise no new lines will be acquired during the next frame. See QENC_NO_REAQ for more information.

QENC_REAQ_MODE	Meaning
0 (00b)	Reset the list of acquired lines when QENC_RESET_REAQ is poked to 1.
1 (01b)	Reset the list of lines when the encoder counter is outside of the interval set by the upper limit and lower limit. Whether the reset occurs above the upper limit or below the lower limit depends on the QENC_AQ_DIR register.
2 (10b)	Reserved
3 (11b)	Reserved

QENC_RESET_REAQ WO, CON16[26], Karbon-CL, Karbon-CXP, Neon

This register is used to reset the circuit that prevents the re-acquisition of lines when QENC_NO_REAQ is set to 1. Writing a 1 to this register deletes the list of acquired lines, thus next time the lines are passed over, they will be acquired again. Writing to this bit always resets the no re-acquisition circuit, regardless of the mode as set by the QENC_REAQ_MODE. However, the register QENC_REAQ_MODE can be used to put the board in a mode where the no re-acquisition circuit is reset automatically every pass over the image.

ENC_DIV_FORCE_DC R/W, CON16[27], R64, Karbon-CL, Karbon-CXP, Neon

This register is used to controls the behavior of the encoder divider when input frequency falls below the minimum.

ENC_DIV_FORCE_DC	Meaning
0	Encoder divider runs in simple divider mode.
1	Encoder divider output stops (goes to DC).

ENC_DIV_OPEN_LOOP

R/W, CON16[28], R64, Karbon-CL, Karbon-CXP, Neon

This register controls whether the output signal phase of the Encoder Divider is lock to the input or is allowed to free run.

ENC_DIV_OPEN_LOOP	Meaning
0	Output phased locked to input
1	Ouput runs open loop

ENC_DIV_FCLK_SEL

R/W, CON16[31..29], R64, Karbon-CL, Karbon-CXP, Neon

This register is reserved for future support for alternate Encoder Divider PLL Master clock frequencies. Currently must be set to 0, which selects 50 MHz clock

9.20 CON17 Register

Bit	Name
0	NTG_RATE
1	NTG_RATE
2	NTG_RATE
3	NTG_RATE
4	NTG_RATE
5	NTG_RATE
6	NTG_RATE
7	NTG_RATE
8	NTG_RATE
9	NTG_RATE
10	NTG_RATE
11	NTG_RATE
12	NTG_RATE
13	NTG_RATE
14	NTG_RATE
15	NTG_RATE
16	NTG_RATE
17	NTG_RATE
18	NTG_RATE
19	NTG_RATE
20	NTG_RATE
21	NTG_RATE
22	NTG_RATE
23	NTG_RATE
24	NTG_RATE
25	NTG_RATE
26	NTG_RATE
27	NTG_RATE
28	Reserved
29	Reserved
30	NTG_ONESHOT
31	NTG_TRIG_MODE

NTG_RATE

R/W, CON17[27..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register controls the line/frame rate period of the NTG. One LSB in this registers represents on clock period of the NTG clock. The NTG clock frequency depends on the model Table 9-3. See Section 4.1 for more information.

Table 9-3 NTG clock frequency

Model	Frequency
Karbon-CL, Karbon-CXP, Neon, R64	7.3728 MHz
Alta	5.000 MHz

NTG_ONESHOT

R/W, CON17[30], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit defines whether the NTG is free running or in one shot mode.

NTG_ONESHOT	Mode
0	NTG is free running
1	NTG is in one shot mode

NTG_TRIG_MODE

R/W, CON17[31], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit determines what triggers the NTG when it is in one shot mode.

NTG_ONESHOT	Mode
0	NTG is triggered by the selected trigger signal
1	NTG is triggered by the selected encoder signal

9.21 CON18 Register

Bit	Name
0	ALPF
1	ALPF
2	ALPF
3	ALPF
4	ALPF
5	ALPF
6	ALPF
7	ALPF
8	ALPF
9	ALPF
10	ALPF
11	ALPF
12	ALPF
13	ALPF
14	ALPF
15	ALPF
16	ALPF
17	TOP_REV
18	TOP_REV
19	TOP_REV
20	TOP_REV
21	TOP_REV
22	TOP_REV
23	TOP_REV
24	TOP_REV
25	TOP_REV
26	TOP_REV
27	TOP_REV
28	TOP_REV
29	TOP_REV
30	NTG_INVERT
31	NTG_TIME_MODE

ALPF

R/W, CON18[16..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register defines the Active Lines Per Frame of the vertical acquisition window. Let's assume for example a single tap camera with 2K lines per frame. If we want to acquire 400 lines per frame, the ALPF will be programmed to 400. For a 2-tap odd-even lines camera, with 2K lines per frame, to acquire 400 pixels the ALPF will be programmed with the value 200, as for every LEN the camera supplies two lines.

TOP_REV

RO, CON9[11..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

Firmware revision.

NTG_INVERT

R/W, CON18[30], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit allows for the inversion of the New Timing Generators's (NTG) output. See Section 4.1 for more information on the NTG.

NTG_INVERT	Meaning
0	NTG output is asserted high
1	NTG output is asserted low

NTG_TIME_MODE

R/W, CON18[31], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit is used to scale down the frequency of the NTG clock. The NTG clock frequency depends on the board family. See Section 4.1 for more information. This mode is useful for area scan cameras that need very long exposure times.

NTG_TIME_MODE	Meaning
0	NTG clock is used as is.
1	NTG clock is divided by 128.

9.22 CON19 Register

Bit	Name
0	LINES_TOGO
1	LINES_TOGO
2	LINES_TOGO
3	LINES_TOGO
4	LINES_TOGO
5	LINES_TOGO
6	LINES_TOGO
7	LINES_TOGO
8	LINES_TOGO
9	LINES_TOGO
10	LINES_TOGO
11	LINES_TOGO
12	LINES_TOGO
13	LINES_TOGO
14	LINES_TOGO
15	LINES_TOGO
16	LINES_TOGO
17	ENC_DIV_N
18	ENC_DIV_N
19	ENC_DIV_N
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

LINES_TOGO

R/W, CON19[16..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register will reflect the number of remaining lines left to be acquired till the end of the frame.

ENC_DIV_N

R/W, CON19[19..17], R64, Karbon-CL, Karbon-CXP, Neon

This register represents the “N” parameter in the encoder divider equation. See Section 6.1 for more information.

9.23 CON20 Register

Bit	Name
0	FIFO_EQ
1	FIFO_EQ
2	FIFO_EQ
3	FIFO_EQ
4	FIFO_EQ
5	FIFO_EQ
6	FIFO_EQ
7	FIFO_EQ
8	VID_BRL
9	VID_BRL
10	VID_BRL
11	VID_BRL
12	VID_BRL
13	VID_BRL
14	VID_BRL
15	VID_BRL
16	VIDEO_2DPM
17	VIDEO_2DPM
18	VIDEO_2DPM
19	VIDEO_2DPM
20	VIDEO_2DPM
21	VIDEO_2DPM
22	VIDEO_2DPM
23	VIDEO_2DPM
24	COLOR_MASK
25	COLOR_MASK
26	SHIFT_DSP_SELECT
27	SHIFT_DSP
28	SHIFT_DSP
29	SHIFT_DSP
30	SHIFT_DSP
31	SHIFT_DSP_LEFT

FIFO_EQS

RO, CON20[7..0], Alta, Karbon-CL, Neon, R64

This register reflects the instantaneous value of the 8 LSB of the first tap of the main CL connector. Used for diagnostics/test.

VID_BRL

RO, CON20[15..8], Alta, Karbon-CL, Neon, R64

This register reflects the instantaneous value of the 8 LSB of the barrel shifter of lane A. Used for diagnostics/test.

VIDEO_2DPM

RO, CON20[23..16], Alta, Karbon-CL, Neon, R64

This register reflects the instantaneous value of the 8 LSB of the video written in the DPM's lane A. Used for diagnostics/test.

COLOR_MASK

R/W, CON20[25..24], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bitfield can be used to mask out color channels when acquiring color pixels formats (e.g 24-bit color, 36-bit color, etc.).

COLOR_MASK	Meaning
0 (00b)	Pass all colors
1 (01b)	Pass only the red channel, set the blue and green channels to 0
2 (10b)	Pass only the green channel, set the blue and red channels to 0
3 (11b)	Pass only the blue channel, set the red and green channels to 0

SHIFT_DSP_SELECT

R/W, CON20[26], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bitfield has the following properties.

SHIFT_DSP_SELECT	Meaning
0	Supply barrel shifter with the acquisition shift code
1	Supply barrel shifter with the display shift code.

SHIFT_DISP

R/W, CON20[30..27], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register holds the shift amount for data to be displayed.

SHIFT_DSP_LEFT R/W, CON20[31], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bitfield has the following properties.

SHIFT_DSP_LEFT	Meaning
0	Shift display data right
1	Shift display data left.

9.24 CON21 Register (Bayer Version)

Bit	Name
0	RED_GAIN
1	RED_GAIN
2	RED_GAIN
3	RED_GAIN
4	RED_GAIN
5	RED_GAIN
6	RED_GAIN
7	RED_GAIN
8	GREEN_GAIN
9	GREEN_GAIN
10	GREEN_GAIN
11	GREEN_GAIN
12	GREEN_GAIN
13	GREEN_GAIN
14	GREEN_GAIN
15	GREEN_GAIN
16	BLUE_GAIN
17	BLUE_GAIN
18	BLUE_GAIN
19	BLUE_GAIN
20	BLUE_GAIN
21	BLUE_GAIN
22	BLUE_GAIN
23	BLUE_GAIN
24	DECODER_OUT
25	DECODER_OUT
26	DECODER_OUT
27	Reserved
28	BAYER_BIT_DEPTH
29	BAYER_BIT_DEPTH
30	DECODER_PHASE
31	DECODER_PHASE

CON21 is a “soft” register. Soft registers change definitions depending on the version board and the firmware that is downloaded to the board.

REG_GAIN R/W, CON21[7..0], Karbon-CL, Karbon-CXP, Neon, R64

This register controls the gain of the red channel. The video value is multiplied by the value in RED_GAIN and after that scaled down by 64. Numbers above 255 are clipped to 255 (saturation effect).

GREEN_GAIN R/W, CON21[15..8], Karbon-CL, Karbon-CXP, Neon, R64

This register controls the gain of the green channel. The video value is multiplied by the value in GREEN_GAIN and after that scaled down by 64. Numbers above 255 are clipped to 255 (saturation effect).

BLUE_GAIN R/W, CON21[23..16], Karbon-CL, Karbon-CXP, Neon, R64

This register controls the gain of the blue channel. The video value is multiplied by the value in BLUE_GAIN and after that scaled down by 64. Numbers above 255 are clipped to 255 (saturation effect).

DECODER_OUT R/W, CON21[26..24], Karbon-CL, Karbon-CXP, Neon, R64

These bits controls the output of the Bayer decoder.

DECODER_OUT	Meaning
0 (000b)	Decode RGB on all three channels
1 (001b)	Raw data on all three channels
2 (010b)	Decode intensity on all three channels
3 (011b)	Decode red on all three channels
4 (100b)	Decode green on all three channels
5 (101b)	Decode blue on all three channels
6 (110b)	Reserved
7 (111b)	Reserved

BAYER_BIT_DEPTH

R/W, CON21[29..28], Karbon-CL, Karbon-CXP, Neon, R64

This bit is set if the pixel depth from the camera is 10 bits.

BAYER_10_BIT	Meaning
0 (00b)	8-bit pixels
1 (01b)	12-bit pixels
2 (10b)	10-bit pixels
3 (11b)	Reserved

DECODER_PHASE

R/W, CON21[31..30], Karbon-CL, Karbon-CXP, Neon, R64

These bits control the starting phase of the Bayer decoder. This register is set based on the arrangement of the color matrix in the camera's CCD.

DECODER_PHASE	Meaning
0 (00b)	First two pixels: Blue, Green
1 (01b)	First two pixels: Green, Blue
2 (10b)	First two pixels: Red, Green
3 (11b)	First two pixels: Green, Red

9.25 CON22 Register

Bit	Name
0	FLASH_DATA
1	FLASH_DATA
2	FLASH_DATA
3	FLASH_DATA
4	FLASH_DATA
5	FLASH_DATA
6	FLASH_DATA
7	FLASH_DATA
8	FLASH_DATA
9	FLASH_DATA
10	FLASH_DATA
11	FLASH_DATA
12	FLASH_DATA
13	FLASH_DATA
14	FLASH_DATA
15	FLASH_DATA
16	SCAN_STEP
17	SCAN_STEP
18	SCAN_STEP
19	SCAN_STEP
20	SCAN_STEP
21	SCAN_STEP
22	SCAN_STEP
23	SCAN_STEP
24	SCAN_STEP
25	SCAN_STEP
26	SCAN_STEP
27	SCAN_STEP
28	SCAN_STEP
29	SCAN_STEP
30	SCAN_STEP
31	SCAN_STEP

FLASH_DATA

R/W, CON22[15..0], Karbon-CL, Karbon-CXP

This bitfield is used for writing to the flash memory on the board.

SCAN_STEP

R/W, CON22[31..16], Karbon-CL, Karbon-CXP, Neon

This bitfield controls the number of encoder pulses that must occur before a trigger is issued to the system. See SCAN_STEP_TRIG for more information. The Scan Step circuit takes into account the interval and re-acquisition functions.

9.26 CON23 Register

Bit	Name
0	DPM_SIZE
1	DPM_SIZE
2	DPM_SIZE
3	DPM_SIZE
4	DPM_SIZE
5	DPM_SIZE
6	DPM_SIZE
7	DPM_SIZE
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	CTAB_INT_CON
16	LINES_PER_INT
17	LINES_PER_INT
18	LINES_PER_INT
19	LINES_PER_INT
20	LINES_PER_INT
21	LINES_PER_INT
22	LINES_PER_INT
23	LINES_PER_INT
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

DPM_SIZE RO, CON23[7..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register specifies the size of the DPM in units of 4096 bytes.

CTAB_INT_CON RW, CON23[15], Karbon-CL, Karbon-CXP, Neon, Alta

This bit controls the source of the CTAB interrupt.

CTAB_INT_CON	Meaning
0	CTAB interrupt sourced from CTAB
1	CTAB interrupt sourced from lines per interrupt circuit.

LINES_PER_INT RW, CON23[23..16], Karbon-CL, Karbon-CXP, Neon, Alta

This bit controls the lines per interrupt circuit. This circuit can be used to create a periodic interrupt on the CTAB interrupt. The interrupt rate will be every N lines, where N is the value programmed in this register. Note that CTAB_INT_CON must be set to one in order for the interrupts to be seen by the host.

9.27 CON24 Register

Bit	Name
0	LUT_HOST_DATA
1	LUT_HOST_DATA
2	LUT_HOST_DATA
3	LUT_HOST_DATA
4	LUT_HOST_DATA
5	LUT_HOST_DATA
6	LUT_HOST_DATA
7	LUT_HOST_DATA
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	LUT_ON
16	LUT_HOST_ADDR
17	LUT_HOST_ADDR
18	LUT_HOST_ADDR
19	LUT_HOST_ADDR
20	LUT_HOST_ADDR
21	LUT_HOST_ADDR
22	LUT_HOST_ADDR
23	LUT_HOST_ADDR
24	LUT_BANK
25	LUT_BANK
26	Reserved
27	LUT_DATA_WRITE_SEL
28	LUT_HOST_LANE
29	LUT_HOST_LANE
30	LUT_WEN
31	LUT_HOST_ACCESS

CON24 is a “soft” register. Soft registers change definitions depending on the version board and the firmware that is downloaded to the board.

LUT_HOST_DATA

R/W, CON24[7..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register is used to read and write data from the LUT. The LUT is programmed indirectly using this and the other registers in CON24.

The procedure to write data to the LUT is as follows:

- Set LUT_HOST_ACCESS to 1.
- Set LUT_DATA_WRITE_SEL to 1.
- Set LUT_BANK to the desired bank to program.
- Set LUT_HOST_LANE to the desired LUT lane to program.
- Set LUT_HOST_ADDR to the desired LUT location to program (LUT input).
- Set LUT_HOST_DATA to the value desired (LUT output).
- Write LUT_WEN to 1, this copies the value from the LUT_HOST_DATA register to the LUT's memory location as specified by LUT_HOST_ADDR.

The procedure to read data from the LUT is as follows:

- Set LUT_HOST_ACCESS to 1.
- Set LUT_DATA_WRITE_SEL to 0.
- Set LUT_BANK to the desired bank to read.
- Set LUT_HOST_LANE to the desired LUT lane to read.
- Set LUT_HOST_ADDR to the desired LUT location to read.
- Read LUT_HOST_DATA, the value returned in this register is the value in the LUT's memory.

LUT_ON

R/W, CON24[15], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register is used to insert or bypass the LUT from the path of incoming camera data.

LUT_ON	Meaning
0	LUT is not in the data path (bypassed)
1	LUT is in the data path

LUT_HOST_ADDR

R/W CON24[23..16], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register is used to set the address for a read operation from the LUT memory or a write operation to the LUT memory. See the description of LUT_HOST_DATA for more details.

LUT_BANK

R/W, CON24[25..24], Alta, Karbon-CL, Karbon-CXP, Neon, R64

These bits control which bank of the LUT is being programmed, and which bank is being used to pass image data.

LUT_BANK	Meaning
0 (000b)	Host access to bank 0, data passes through bank 0
1 (001b)	Host access to bank 1, data passes through bank 1
2 (010b)	Host access to bank 2, data passes through bank 2
3 (011b)	Host access to bank 3, data passes through bank 3

LUT_DATA_WRITE_SEL

R/W, CON24[27], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit is used to control how the LUT data is being accessed.

LUT_DATA_WRITE_SEL	Meaning
0	When reading LUT_HOST_DATA, the register returns the value currently in the LUT. In this mode LUT_HOST_DATA is read only.
1	LUT_HOST_DATA acts like a normal register. It can be written and read normally. The value in the LUT_HOST_DATA register is not transferred to the LUT memory until a 1 is written to LUT_WEN.

LUT_HOST_LANE

R/W, CON24[29..28], Alta, Karbon-CL, Karbon-CXP, Neon, R64

These bits control which LUT lane can be access by the host.

LUT_HOST_LANE	Meaning
0 (000b)	Host access to lane 0
1 (001b)	Host access to lane 1
2 (010b)	Host access to lane 2
3 (011b)	Host access to lane 3

LUT_WEN

WO, CON24[30], Alta, Karbon-CL, Karbon-CXP, Neon, R64

When LUT_DATA_WRITE_SEL is set to 1, Writing a 1 to this bit causes the value in LUT_HOST_DATA to be transferred to the LUT memory. When LUT_DATA_WRITE_SEL is set to 0, writing to this bit has no effect. See LUT_HOST_DATA for more information.

**LUT_HOST_
ACCESS**

R/W, CON24[31], Alta, Karbon-CL, Karbon-CXP, Neon, R64

These bits turns on and off host access to the LUT..

DECODER_OUT	Meaning
0	The LUT cannot be accessed by the host
1	The LUT can be accessed by the host

9.28 CON25 Register

Bit	Name
0	DELAY_TAP1
1	DELAY_TAP1
2	DELAY_TAP1
3	DELAY_TAP1_SEL
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

DELAY_TAP1 R/W, CON25[2..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

These bits control the delay for tap 1 only when DELAY_TAP1_SEL = 1. In this mode, tap 0 and tap 1 can be delayed independently. These bits have no effect if DELAY_TAP1_SEL = 0. This register works in a similar manner to the DELAY register.

DELAY_TAP1	Meaning
0 (000b)	HAW is not delayed
1 (001b)	HAW is delayed by 1 clocks
2 (010b)	HAW is delayed by 2 clocks
3 (011b)	HAW is delayed by 3 clocks
4 (100b)	HAW is delayed by 4 clocks
5 (101b)	HAW is delayed by 5 clocks
6 (110b)	HAW is delayed by 6 clocks
7 (111b)	HAW is delayed by 7 clocks

DELAY_TAP1_SEL R/W, CON25[3], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit selects the register that controls the delay for tap 1. Tap 0 is always controlled by the register DELAY.

DELAY_TAP1_SEL	Meaning
0	Tap 1 is controlled by DELAY
1	Tap 1 is controlled by DELAY_TAP1

9.29 CON26 Register

Bit	Name
0	NTG_EXPOSURE
1	NTG_EXPOSURE
2	NTG_EXPOSURE
3	NTG_EXPOSURE
4	NTG_EXPOSURE
5	NTG_EXPOSURE
6	NTG_EXPOSURE
7	NTG_EXPOSURE
8	NTG_EXPOSURE
9	NTG_EXPOSURE
10	NTG_EXPOSURE
11	NTG_EXPOSURE
12	NTG_EXPOSURE
13	NTG_EXPOSURE
14	NTG_EXPOSURE
15	NTG_EXPOSURE
16	NTG_EXPOSURE
17	NTG_EXPOSURE
18	NTG_EXPOSURE
19	NTG_EXPOSURE
20	NTG_EXPOSURE
21	NTG_EXPOSURE
22	NTG_EXPOSURE
23	NTG_EXPOSURE
24	NTG_EXPOSURE
25	NTG_EXPOSURE
26	NTG_EXPOSURE
27	NTG_EXPOSURE
28	Reserved
29	Reserved
30	NTG_RESET
31	NTG_SLAVE

NTG_EXPOSURE R/W, CON26[27..0], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This register controls the exposure period of the NTG. One LSB in this registers represents on clock period of the NTG clock. The NTG clock frequency depends on the model Table 9-4. See Section 4.1 for more information.

Table 9-4 NTG clock frequency

Model	Frequency
Karbon-CL, Karbon-CXP, Neon, R64	7.3728 MHz
Alta	5.000 MHz

NTG_RESET WO, CON26[30], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit resets the NTG's internal counter. Writing a 1 to this bit resets the counter to 0.

NTG_SLAVE R/W, CON26[31], Alta, Karbon-CL, Karbon-CXP, Neon, R64

This bit determines how whether the NTG is running on its own timing, or slave to the master VFG.

Note: This bit must be set to 0 for the master VFG.

NTG_SLAVE	Mode
0	NTG is running on its own timing
1	NTG is slaved to the master VFG

9.30 CON27 Register

Bit	Name
0	FLASH_ADDR
1	FLASH_ADDR
2	FLASH_ADDR
3	FLASH_ADDR
4	FLASH_ADDR
5	FLASH_ADDR
6	FLASH_ADDR
7	FLASH_ADDR
8	FLASH_ADDR
9	FLASH_ADDR
10	FLASH_ADDR
11	FLASH_ADDR
12	FLASH_ADDR
13	FLASH_ADDR
14	FLASH_ADDR
15	FLASH_ADDR
16	FLASH_ADDR
17	FLASH_ADDR
18	FLASH_ADDR
19	FLASH_ADDR
20	FLASH_ADDR
21	FLASH_ADDR
22	FLASH_ADDR
23	FLASH_ADDR
24	FLASH_ADDR
25	FLASH_ADDR
26	FLASH_WP
27	FLASH_RST
28	FLASH_BE
29	FLASH_CE
30	FLASH_OE
31	FLASH_WE

FLASH_ADDR	R/W, CON27[25..0], Karbon-CL, Karbon-CXP This register is used for read/write to the on board flash memory.
FLASH_WP	R/W, CON27[26], Karbon-CL, Karbon-CXP This register is used for read/write to the on board flash memory.
FLASH_RST	R/W, CON27[27], Karbon-CL, Karbon-CXP This register is used for read/write to the on board flash memory.
FLASH_BE	R/W, CON27[28], Karbon-CL, Karbon-CXP This register is used for read/write to the on board flash memory.
FLASH_CE	R/W, CON27[29], Karbon-CL, Karbon-CXP This register is used for read/write to the on board flash memory.
FLASH_OE	R/W, CON27[30], Karbon-CL, Karbon-CXP This register is used for read/write to the on board flash memory.
FLASH_WE	R/W, CON27[31], Karbon-CL, Karbon-CXP This register is used for read/write to the on board flash memory.

9.31 CON36 Register

Bit	Name
0	MEM_ADDR_LO
1	MEM_ADDR_LO
2	MEM_ADDR_LO
3	MEM_ADDR_LO
4	MEM_ADDR_LO
5	MEM_ADDR_LO
6	MEM_ADDR_LO
7	MEM_ADDR_LO
8	MEM_ADDR_LO
9	MEM_ADDR_LO
10	MEM_ADDR_LO
11	MEM_ADDR_LO
12	MEM_ADDR_LO
13	MEM_ADDR_LO
14	MEM_ADDR_LO
15	MEM_ADDR_LO
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

MEM_ADDR_LO R/W, CON25[15..0], Neon

This register is the lower 16 bits used to access the flash or ROM memory on boards that have it. This is not a user programmable register.

9.32 CON37 Register

Bit	Name
0	MEM_ADDR_HI
1	MEM_ADDR_HI
2	MEM_ADDR_HI
3	MEM_ADDR_HI
4	MEM_CS
5	MEM_WRITE
6	DWNLD_MODE
7	DWNLD_MODE
8	MEM_DATA
9	MEM_DATA
10	MEM_DATA
11	MEM_DATA
12	MEM_DATA
13	MEM_DATA
14	MEM_DATA
15	MEM_DATA
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

MEM_ADDR_HI R/W, CON37[3..0], Neon

This register is the upper 4 bits used to access the flash or ROM memory on boards that have it. This is not a user programmable register.

MEM_CS R/W, CON37[4], Neon

This bit is the chip select which controls both reading and writing to either the flash or the ROM. This bit controls both host access and FPGA download source. This is not a user programmable register.

MEM_CS	Meaning
0	Host and FPGA access is to/from the ROM
1	Host and FPGA access is to/from the flash

MEM_WRITE R/W, CON37[5], Alta, Neon

Used to write to SRAM. Writing a 1 to this bit force the data in MEM_DATA to be written to the address in MEM_ADDR.

DWNLD_MODE R/W, CON37[7..6], Alta, Neon

Future use.

MEM_DATA R/W, CON37[15..8], Neon

This bitfield provides data access used when reading or writing the flash or ROM on boards that support these features. This is not a user programmable register.

9.33 CON38 Register

Bit	Name
0	POCL_POWER_ON
1	POCL_EN_GND
2	POCL_CLOCK_WAIT
3	Reserved
4	POCL_SENSE
5	POCL_CLK_DETECTED
6	POCL_DETECTED
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

POCL_POWER_ON RO, CON38[0], Neon

This register indicates the state of the power on the Camera Link connector.

POCL_EN_POWER	Meaning
0	Power is not applied to the power wires on the CL cable.
1	Power is applied to the power wires on the CL cable.

POCL_GND_ON RO, CON38[1], Neon

This register indicates the state of the ground on the Camera Link connector.

POCL_GND_ON	Meaning
0	The power wires on the CL cable are not grounded.
1	The power wires on the CL cable are grounded.

POCL_CLOCK_WAIT RO, CON38[2], Neon

This register indicates that the PoCL state machine is the “waiting for clock” state. In this state, the power has been applied to the camera, but the camera may be powered up yet and may not be output a pixel clock. The PoCL state machine stays in the state for a few seconds. Once it leaves this state, the PoCL state machine will immediately remove the power if it sense that the pixel clock has stopped.

POCL_CLOCK_WAIT	Meaning
0	The PoCL state machine is not in the waiting for clock state.
1	The PoCL state machine is waiting for the pixel from the camera.

POCL_SENSE RO, CON38[3], Neon

This register indicates that the PoCL state machine is the “sense” state. In this state, the powers has not been applied, and the PoCL state machine is watching the impedance on the CL cable. If the impedance of a PoCL camera is detected, the power will be applied. If a short is detected, indicating a legacy camera/cable has been con-

nected, the PoCL power lines will be grounded. The PoCL state machine can stay in this state indefinitely if neither of the above two conditions are detected (i.e. nothing is connected).

POCL_SENSE	Meaning
0	The PoCL state machine is not in the sense state.
1	The PoCL state machine is in the sense state.

POCL_CLK_DETECTED

RO, CON38[5], Neon

This register indicates that the PoCL state machine is the “PoCL camera clock has been detected” state. This state is the normal powered up steady state for the PoCL state machine.

POCL_CLK_DETECTED	Meaning
0	The PoCL state machine has not detected a camera pixel clock.
1	The PoCL state machine has detected a camera pixel clock.

POCL_DETECTED

RO, CON38[6], Neon

This register indicates that the PoCL state machine has detected a PoCL camera..

POCL_DETECTED	Meaning
0	The PoCL state machine has not detected a PoCLcamera.
1	The PoCL state machine has detected a PoCL camera.

9.34 CON40 Register

Bit	Name
0	AFE_PORT_ADDR
1	AFE_PORT_ADDR
2	AFE_PORT_ADDR
3	AFE_PORT_ADDR
4	AFE_PORT_ADDR
5	AFE_PORT_ADDR
6	AFE_PORT_ADDR
7	AFE_PORT_ADDR
8	AFE_PORT_WRITE
9	AFE_PORT_ACCESS
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

**AFE_PORT_
ADDR**

R/W, CON40[7..0], Alta

Used to access the AFE. The value written in the register will be used as the address for subsequent read/write operations.

**AFE_PORT_
WRITE**

R/W, CON40[8], Alta

Determines the AFE access operation.

AFE_PORT_WRITE	Meaning
0	The next access operation will be a read.
1	The next access operation will be a write.

**AFE_PORT_
ACCESS**

WO, CON40[9], Alta

Writing a 1 to the bit causes the AFE to be accessed. The type of operation depends on the AFE_PORT_WRITE bit.

9.35 CON41 Register

Bit	Name
0	AFE_PORT_DATA
1	AFE_PORT_DATA
2	AFE_PORT_DATA
3	AFE_PORT_DATA
4	AFE_PORT_DATA
5	AFE_PORT_DATA
6	AFE_PORT_DATA
7	AFE_PORT_DATA
8	AFE_PORT_BUSY
9	AFE_PORT_ERROR
10	AFE_PORT_RESET
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

**AFE_PORT_
DATA**

R/W, CON41[7..0], Alta

Used to access the AFE. The value written in this bitfield will be use written to the AFE during the next write operation. For read operations, the value read from the AFE will be available in this bitfield after the read operation is complete.

**AFE_PORT_
BUSY**

RO, CON41[8], Alta

Used when accessing the AFE.

AFE_PORT_BUSY	Meaning
0	The AFE access operation is completed.
1	The AFE access operation is still taking place, the data address/data ports can not be read/written.

**AFE_PORT_
ERROR**

RO, CON41[9], Alta

A 1 in this bit indicates that an error occurred during the last AFE access operation.

**AFE_PORT_
RESET**

WO, CON41[10], Alta

Writing a 1 to the bit resets the AFE access mechanism.

9.36 CON42 Register

Bit	Name
0	FI
1	FIRST_FI
2	RD_WEN
3	Reserved
4	RD_HD
5	RD_VD
6	SWAP_LINES
7	FI_POL
8	SOE
9	SOE
10	ACQ_IV
11	FEN_SEL
12	FEN_SEL
13	FEN_SEL
14	HD_SEL
15	HD_SEL
16	HD_SEL
17	VD_SEL
18	VD_SEL
19	VD_SEL
20	GEN_IV
21	Reserved
22	MID
23	MID
24	ENDIAN
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

FI RO, CON42[0], Alta

This bit indicates the current field index of the incoming video if the video is interlaced.

FI	Meaning
0	The field index is low
1	The field index is high

FIRST_FI R/W, CON42[1], Alta

This bit indicates the field index of the first field that was captured during a snap or grab operation.

FI	Meaning
0	The field index was low at the start of acquisition
1	The field index was high at the start of acquisition

RD_WEN R/W, CON42[2], Alta

This bit indicates the current status of the of the WEN I/O signal.

RD_WEN	Meaning
0	The WEN input is currently low
1	The WEN input is currently high

RD_HD R/W, CON42[4], Alta

This bit indicates the current status of the of the horizontal sync (HD) I/O signal.

RD_HD	Meaning
0	The HD input is currently low
1	The HD input is currently high

RD_VD

R/W, CON42[5], Alta

This bit indicates the current status of the of the vertical sync (HD) I/O signal.

RD_VD	Meaning
0	The VD input is currently low
1	The VD input is currently high

SWAP_LINES

R/W, CON42[6], Alta

For some interlaced camera, the odd and even fields must be swapped.

SWAP_LINES	Meaning
0	Do not swap fields
1	Swap fields.

FI_POL

R/W, CON42[7], Alta

Used to swap the polarity of the field index signal, needed for some interlaced cameras.

FI_POL	Meaning
0	Normal polarity
1	Invert polarity

SOE

R/W, CON42[9..8], Alta

This bits dictates which field from an interlaced camera initiates acquisition.

SOE	Meaning
0	The odd field starts acquisition
1	The even field starts acquisition.

ACQ_IV

R/W, CON42[10], Alta

This bit tells the acquisition engine if the board is acquiring interlaced or non-interlaced video.

ACQIV	Meaning
0	Incoming video is non-interlaced
1	Incoming video is interlaced

FEN_SEL

R/W, CON42[13..11], Alta

This bitfield controls the source of the FEN signal used to control the acquisition engine..

FEN_SEL	Meaning
0 (000b)	Use VD signal from AFE
1 (001b)	Use WEN input signal
2 (010b)	Reserved
3 (011b)	Reserved
4 (100b)	Reserved
5 (101b)	Reserved
6 (110b)	Reserved
7 (111b)	Reserved

HD_SEL

R/W, CON42[16..14], Alta

This bitfield controls the source of the HD output signal

HD_SEL	Meaning
0 (000b)	??
1 (001b)	HD is an output, source is this VFG's Video Generator
2 (010b)	HD is an output, source is the master VFG's Video Generator
3 (011b)	HD is an output, source the the CC3 signal

HD_SEL	Meaning
4 (100b)	HD is an output, source is the AFE's detected HD signal
5 (101b)	Reserved
6 (110b)	Reserved
7 (111b)	Reserved

VD_SEL

R/W, CON42[19..17], Alta

This bitfield controls the source of the VD output signal.

VD_SEL	Meaning
0 (000b)	??
1 (001b)	VD is an output, source is this VFG's Video Generator
2 (010b)	VD is an output, source is the master VFG's Video Generator
3 (011b)	VD is an output, source is the CC4 signal
4 (100b)	VD is an output, source is the AFE's detected VD signal
5 (101b)	Reserved
6 (110b)	Reserved
7 (111b)	Reserved

GEN_IV

R/W, CON42[23..22], Alta

This bit is used to select which video generator is used.

GEN_IV	Meaning
0	Standard video generator
1	Custom video generator

MID

R/W, CON42[24], Alta

This bitfield is used to communicate between multiple VFGs on the same board. Whatever value is written to this register can be read from all the other VFGs. This register does not control anything.

ENDIAN

R/W, CON42[24], Alta

This bit is used to select the endianness of the video output.

ENDIAN	Meaning
0	Little endian, Intel mode
1	Big endian, motorola mode

9.37 CON43 Register

Bit	Name
0	GEN_H_PERIOD
1	GEN_H_PERIOD
2	GEN_H_PERIOD
3	GEN_H_PERIOD
4	GEN_H_PERIOD
5	GEN_H_PERIOD
6	GEN_H_PERIOD
7	GEN_H_PERIOD
8	GEN_H_PERIOD
9	GEN_H_PERIOD
10	GEN_H_PERIOD
11	GEN_H_PERIOD
12	GEN_H_PERIOD
13	GEN_H_PERIOD
14	GEN_H_PERIOD
15	GEN_H_PERIOD
16	GEN_H_LOW
17	GEN_H_LOW
18	GEN_H_LOW
19	GEN_H_LOW
20	GEN_H_LOW
21	GEN_H_LOW
22	GEN_H_LOW
23	GEN_H_LOW
24	GEN_H_LOW
25	GEN_H_LOW
26	GEN_H_LOW
27	GEN_H_LOW
28	GEN_H_LOW
29	GEN_H_LOW
30	GEN_H_LOW
31	GEN_H_LOW

GEN_H_PERIOD R/W, CON43[15..0], Alta
Horizontal period of Video Generator.

GEN_H_LOW R/W, CON43[15..0], Alta
Horizontal low period of Video Generator.

9.38 CON44 Register

Bit	Name
0	GEN_V_PERIOD
1	GEN_V_PERIOD
2	GEN_V_PERIOD
3	GEN_V_PERIOD
4	GEN_V_PERIOD
5	GEN_V_PERIOD
6	GEN_V_PERIOD
7	GEN_V_PERIOD
8	GEN_V_PERIOD
9	GEN_V_PERIOD
10	GEN_V_PERIOD
11	GEN_V_PERIOD
12	GEN_V_PERIOD
13	GEN_V_PERIOD
14	GEN_V_PERIOD
15	GEN_V_PERIOD
16	GEN_V_LOW
17	GEN_V_LOW
18	GEN_V_LOW
19	GEN_V_LOW
20	GEN_V_LOW
21	GEN_V_LOW
22	GEN_V_LOW
23	GEN_V_LOW
24	GEN_V_LOW
25	GEN_V_LOW
26	GEN_V_LOW
27	GEN_V_LOW
28	GEN_V_LOW
29	GEN_V_LOW
30	GEN_V_LOW
31	GEN_V_LOW

GEN_V_PERIOD R/W, CON43[15..0], Alta
Vertical period of Video Generator.

GEN_V_LOW R/W, CON43[15..0], Alta
Vertical low period of Video Generator.

9.39 CON51 Register

Bit	Name
0	QENC_COUNT
1	QENC_COUNT
2	QENC_COUNT
3	QENC_COUNT
4	QENC_COUNT
5	QENC_COUNT
6	QENC_COUNT
7	QENC_COUNT
8	QENC_COUNT
9	QENC_COUNT
10	QENC_COUNT
11	QENC_COUNT
12	QENC_COUNT
13	QENC_COUNT
14	QENC_COUNT
15	QENC_COUNT
16	QENC_COUNT
17	QENC_COUNT
18	QENC_COUNT
19	QENC_COUNT
20	QENC_COUNT
21	QENC_COUNT
22	QENC_COUNT
23	QENC_COUNT
24	QENC_PHASEA
25	QENC_PHASEB
26	QENC_DIR
27	QENC_INTRVL_IN
28	QENC_NEW_LINES
29	Reserved
30	Reserved
31	Reserved

QENC_COUNT RO, CON51[23..0], Karbon-CL, Karbon-CXP, Neon
This bitfield displays the current quadrature encoder count.

QENC_PHASEA RO, CON51[24], Karbon-CL, Karbon-CXP, Neon
This bit displays the current logic level of the A quadrature encoder phase.

QENC_PHASEB RO, CON51[25], Karbon-CL, Karbon-CXP, Neon
This bit displays the current logic level of the B quadrature encoder phase.

QENC_DIR RO, CON51[26], Karbon-CL, Karbon-CXP, Neon
This bit displays the current quadrature encoder direction.

QENC_DIR	Meaning
0	Direction is negative
1	Direction is positive

QENC_INTRVL_IN RO, CON51[27], Karbon-CL, Karbon-CXP, Neon
This bit indicates the current status of the quadrature encoder if the system is in interval mode (see QENC_INTRVL_MODE).

QENC_INTRVL_IN	Meaning
0	System is not inside the interval. Encoder counter is not between QENC_INTRVL_LL and QENC_INTRVL_UL. Lines are not being acquired.
1	System is inside the interval. Encoder counter is between QENC_INTRVL_LL and QENC_INTRVL_UL. Lines are being acquired.

QENC_NEW_LINES

RO, CON51[28], Karbon-CL, Karbon-CXP, Neon

This bit indicates if the system is at an encoder count that corresponds to a new line. When QENC_NO_REAQ = 1, only lines that have not yet been scanned are acquired. This bit can be used to determine if new lines are being traversed, or if the system has backed up, and is revisiting old lines.

QENC_NEW_LINES	Meaning
0	The system is traversing lines that have already been visited. If QENC_NO_REAQ = 1, lines are not being acquired.
1	The system is traversing new lines. Lines are being acquired.

Karbon-CXP I/O System Registers

Chapter 10

10.1 Introduction

The registers documented in this section are used to control the I/O system on the Karbon-CXP.

10.2 CON60

Bit	Name
0	RD_BOX_IN_TTL
1	RD_BOX_IN_TTL
2	RD_BOX_IN_TTL
3	RD_BOX_IN_TTL
4	RD_BOX_IN_TTL
5	RD_BOX_IN_TTL
6	RD_BOX_IN_TTL
7	RD_BOX_IN_TTL
8	RD_BOX_IN_TTL
9	RD_BOX_IN_TTL
10	RD_BOX_IN_TTL
11	Reserved
12	RD_BOX_IN_DIF
13	RD_BOX_IN_DIF
14	RD_BOX_IN_DIF
15	RD_BOX_IN_DIF
16	RD_BOX_IN_DIF
17	RD_BOX_IN_DIF
18	RD_BOX_IN_DIF
19	RD_BOX_IN_DIF
20	RD_BOX_IN_DIF
21	RD_BOX_IN_DIF
22	RD_BOX_IN_DIF
23	Reserved
24	ENINT_CXP
25	INT_CXP
26	Reserved
27	Reserved
28	Reserved
29	SW_TRIG
30	SW_ENCA
31	SW_ENCB

RD_BOX_IN_TTL RO, CON60[11..0], Karbon-CXP

These bits reflect the real-time state of the 12 TTL inputs on the IO Box.

RD_BOX_IN_DIF RO, CON60[23..12], Karbon-CXP

These bits reflect the real-time state of the 12 differential inputs on the IO Box.

ENINT_CXP R/W, CON60[24], Karbon-CXP

This bit enables interrupts from the CXP subsystem.

INT_CXP RO, CON60[25], Karbon-CXP

This bit indicates the existence of an interrupt from the CXP subsystem. The individual interrupt must be cleared in the CXP subsystem in order for this bit to reset.

SW_TRIG R/W, CON60[29], Karbon-CXP

Writing the bit to 1 causes the internal trigger signal to be asserted. Writing it to a 0 will de-assert the internal trigger signal.

SW_ENCA R/W, CON60[30], Karbon-CXP

Writing the bit to 1 causes the internal encoder A signal to be asserted. Writing it to a 0 will de-assert the internal encoder A signal.

SW_ENCB R/W, CON60[31], Karbon-CXP

Writing the bit to 1 causes the internal encoder B signal to be asserted. Writing it to a 0 will de-assert the internal encoder B signal.

10.3 CON61

Bit	Name
0	RD_BOX_IN_OPTO
1	RD_BOX_IN_OPTO
2	RD_BOX_IN_OPTO
3	RD_BOX_IN_OPTO
4	RD_BOX_IN_OPTO
5	RD_BOX_IN_OPTO
6	RD_BOX_IN_OPTO
7	RD_BOX_IN_OPTO
8	RD_BOX_IN_OPTO
9	RD_BOX_IN_OPTO
10	RD_BOX_IN_OPTO
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	RD_CXP_TRIG_OUT
24	RD_CXP_OUT_IN
25	RD_CXP_OUT_IN
26	RD_CXP_OUT_IN
27	RD_CXP_OUT_IN
28	RD_CXP_OUT_IN
29	RD_CXP_OUT_IN
30	RD_CXP_OUT_IN
31	RD_CXP_OUT_IN

**RD_BOX_IN_
OPTO**

RO, CON61[10..0], Karbon-CXP

These bits reflect the real-time state of the 12 Opto-Isolated inputs on the IO Box.

**RD_CXP_TRIG_
OUT**

RO, CON61[23], Karbon-CXP

This bit reflects the real-time state of the CXP trigger signal going to the camera.

**RD_CXP_IO_
OUT**

RO, CON61[31..24], Karbon-CXP

These bits reflect the real-time state of board's 8 CXP general purpose output signals going to the camera.

10.4 CON62

Bit	Name
0	RD_TRIG_TTL
1	RD_TRIG_DIF
2	RD_TRIG_VFG0
3	RD_SCAN_STEP
4	RD_SW_TRIG
5	RD_ENCA_TTL
6	RD_ENCA_DIF
7	RD_ENCA_VFG0
8	RD_ENCA_SW
9	RD_ENCB_TTL
10	RD_ENCB_DIF
11	RD_ENCB_VFG0
12	RD_ENCB_SW
13	RD_BUTTON
14	Reserved
15	Reserved
16	RD_CXP_IO_IN
17	RD_CXP_IO_IN
18	RD_CXP_IO_IN
19	RD_CXP_IO_IN
20	RD_CXP_IO_IN
21	RD_CXP_IO_IN
22	RD_CXP_IO_IN
23	RD_CXP_IO_IN
24	RD_CXP_TRIG_IN
25	EN_TRIG
26	EN_ENCA
27	EN_ENCB
28	Reserved
29	RD_ENCB_SELECTED
30	RD_ENCA_SELECTED
31	RD_TRIG_SELECTED

RD_TRIG_TTL	RO, CON62[0], Karbon-CXP This bit reflects the real-time state of the board's TTL trigger input.
RD_TRIG_DIF	RO, CON62[1], Karbon-CXP This bit reflects the real-time state of the board's differential trigger input.
RD_TRIG_VFG0	RO, CON62[2], Karbon-CXP This bit reflects the real-time state of VFG0's selected trigger signal.
RD_SCAN_STEP	RO, CON62[3], Karbon-CXP This bit reflects the real-time state of the board's scan step circuitry output (from the quadrature encoder circuit).
RD_SW_TRIG	RO, CON62[4], Karbon-CXP This bit reflects the real-time state of the board's software trigger.
RD_ENCA_TTL	RO, CON62[5], Karbon-CXP This bit reflects the real-time state of the board's TTL encoder A input.
RD_ENCA_DIF	RO, CON62[6], Karbon-CXP This bit reflects the real-time state of the board's differential encoder A input.
RD_ENCA_VFG0	RO, CON62[7], Karbon-CXP This bit reflects the real-time state of VFG0's selected encoder A signal.
RD_ENCA_SW	RO, CON62[8], Karbon-CXP This bit reflects the real-time state of the board's software encoder A.
RD_ENCB_TTL	RO, CON62[9], Karbon-CXP This bit reflects the real-time state of the board's TTL encoder B input.

RD_ENCB_DIF	RO, CON62[10], Karbon-CXP This bit reflects the real-time state of the board's differential encoder B input.
RD_ENCB_VFG0	RO, CON62[11], Karbon-CXP This bit reflects the real-time state of VFG0's selected encoder B signal.
RD_ENCB_SW	RO, CON62[12], Karbon-CXP This bit reflects the real-time state of the board's software encoder B.
RD_BUTTON	RO, CON62[13], Karbon-CXP This bit reflects the real-time state of the board's button input.
RD_CXP_IO_IN	RO, CON62[23..16], Karbon-CXP These bits reflects the real-time state of board's 8 CXP general purpose input signals coming from the camera.
RD_CXP_TRIG_IN	RO, CON62[24], Karbon-CXP This bit reflects the real-time state of the CXP trigger signal coming from the camera.
EN_TRIG	R/W, CON62[25], Karbon-CXP This bit is used to enable the selected trigger..
EN_ENCA	R/W, CON62[26], Karbon-CXP This bit is used to enable the selected encoder A.
EN_ENCB	R/W, CON62[27], Karbon-CXP This bit is used to enable the selected encoder B.
RD_ENCB_SELECTED	RO, CON62[29], Karbon-CXP The bit reflects the real-time status of the board's select encoder B input.

**RD_ENCA_
SELECTED**

RO, CON62[30], Karbon-CXP

The bit reflects the real-time status of the board's selected encoder A input.

**RD_TRIG_
SELECTED**

RO, CON62[31], Karbon-CXP

The bit reflects the real-time status of the board's selected trigger input.

10.5 CON63

Bit	Name
0	SEL_TRIG
1	SEL_TRIG
2	SEL_TRIG
3	SEL_TRIG
4	SEL_TRIG
5	SEL_TRIG
6	SEL_ENCA
7	SEL_ENCA
8	SEL_ENCA
9	SEL_ENCA
10	SEL_ENCA
11	SEL_ENCA
12	SEL_ENCB
13	SEL_ENCB
14	SEL_ENCB
15	SEL_ENCB
16	SEL_ENCB
17	SEL_ENCB
18	SEL_CC1
19	SEL_CC1
20	SEL_CC1
21	SEL_CC1
22	SEL_CC2
23	SEL_CC2
24	SEL_CC2
25	SEL_CC2
26	Reserved
27	Reserved
28	SEL_LED
29	SEL_LED
30	SEL_LED
31	SEL_LED

SEL_TRIG R/W, CON63[5..0], Karbon-CXP

Selects the source of the trigger.

SEL_TRIG	Source
0 (000000b)	Forced low
1 (000001b)	Forced high
2 (000010b)	This VFG's differential trigger VFGx_TRIGGER=/-
3 (000011b)	This VFG's TTL trigger VFGx_TRIGGER_TTL
4 (000100b)	Selected trigger from VFG0, VFG0_TRIG_SEL
5 (000101b)	This VFG's NTG, VFGx_NTG
6 (000110b)	Button
7 (000111b)	The camera's CXP trigger, VFGx_CXP_TRIG
8 (001000b)	This VFG's software trigger, SW_TRIG
9 (001001b)	This VFG's scan step circuit
10 (001010b)	VFG0's NTG, VFG0_NTG
11-27	Reserved
28 to 39	BOX_IN_TTL_0 to BOX_IN_TTL_11
40 to 51	BOX_IN_DIF_0 to BOX_IN_DIF_11
52 to 63	BOS_IN_OPT_0 to BOX_IN_OPT_11

SEL_ENCA R/W, CON63[11..6], Karbon-CXP

Selects the source of encoder A.

SEL_ENCA	Source
0 (000000b)	Forced low
1 (000001b)	Forced high
2 (000010b)	This VFG's differential encoder A VFGx_ENCA=/-
3 (000011b)	This VFG's TTL encoder A VFGx_ENCA_TTL
4 (000100b)	Selected encoder A from VFG0, VFG0_ENCA_SEL
5 (000101b)	This VFG's NTG, VFGx_NTG
6 (000110b)	Button
7 (000111b)	The camera's CXP trigger, VFGx_CXP_TRIG
8 (001000b)	This VFG's software encoder A, SW_ENCA

SEL_ENCA	Source
9 (001001b)	VFG0's NTG, VFG0_NTG
10-27	Reserved
28 to 39	BOX_IN_TTL_0 to BOX_IN_TTL_11
40 to 51	BOX_IN_DIF_0 to BOX_IN_DIF_11
52 to 63	BOS_IN_OPT_0 to BOX_IN_OPT_11

SEL_ENCB

R/W, CON63[17..12], Karbon-CXP

Selects the source of encoder B.

SEL_ENCB	Source
0 (000000b)	Forced low
1 (000001b)	Forced high
2 (000010b)	This VFG's differential encoder B VFGx_ENCB=-
3 (000011b)	This VFG's TTL encoder B VFGx_ENCB_TTL
4 (000100b)	Selected encoder B from VFG0, VFG0_ENCB_SEL
5 (000101b)	This VFG's NTG, VFGx_NTG
6 (000110b)	Button
7 (000111b)	The camera's CXP trigger, VFGx_CXP_TRIG
8 (001000b)	This VFG's software encoder B, SW_ENCB
9 (001001b)	VFG0's NTG, VFG0_NTG
10-27	Reserved
28 to 39	BOX_IN_TTL_0 to BOX_IN_TTL_11
40 to 51	BOX_IN_DIF_0 to BOX_IN_DIF_11
52 to 63	BOS_IN_OPT_0 to BOX_IN_OPT_11

SEL_CC1 R/W, CON63[21..18], Karbon-CXP

Selects the source of CC1.

SEL_CC1	Source
0 (0000b)	Forced low
1 (0001b)	Forced high
2 (0010b)	CTab Column CT0
3 (0011b)	CTab Column CT1
4 (0100b)	CTab Column CT2
5 (0101b)	CTab Column CT3
6 (0110b)	VFGx_TRIG_SEL
7 (0111b)	VFGx_ENCA_SEL
8 (1000b)	VFGx_ENCB_SEL
9 (1001b)	This VFG's NTG, VFGx_NTG
10 (1010b)	VFG0's NTG, VFG0_NTG
11-15	Reserved

SEL_CC2 R/W, CON63[25..22], Karbon-CXP

Selects the source of CC2.

SEL_CC1	Source
0 (0000b)	Forced low
1 (0001b)	Forced high
2 (0010b)	CTab Column CT0
3 (0011b)	CTab Column CT1
4 (0100b)	CTab Column CT2
5 (0101b)	CTab Column CT3
6 (0110b)	VFGx_TRIG_SEL
7 (0111b)	VFGx_ENCA_SEL
8 (1000b)	VFGx_ENCB_SEL
9 (1001b)	This VFG's NTG, VFGx_NTG
10 (1010b)	VFG0's NTG,VFG0_ NTG
11-15	Reserved

SEL_LED

R/W, CON63[31..28], Karbon-CXP

Selects the source of the LED. The LED receives a 1/2 second pulse every time the selected event asserts.

SEL_CC1	Source
0 (0000b)	Board emits an interrupt to the host
1 (0001b)	VFGx_TRIG_SEL
2 (0010b)	VFG0_TRIG_SEL
3 (0011b)	Button
4 (0100b)	FVAL from camera
5 (0101b)	VAW
6 (0110b)	VWIN
7 (0111b)	CC1
8 (1000b)	CC2
9 (1001b)	CC3
10 (1010b)	CC4
11 (1011b)	VFGx_NTG
12 (1100b)	VFG0_NTG
13 (1101b)	AQSTAT[1]
14 (1110b)	Overstep, OVS
15 (1111b)	Reserved

10.6 CON64

Bit	Name
0	SEL_CC3
1	SEL_CC3
2	SEL_CC3
3	SEL_CC3
4	SEL_CC4
5	SEL_CC4
6	SEL_CC4
7	SEL_CC4
8	SEL_BOX_OUT_TTL
9	SEL_BOX_OUT_DIF
10	SEL_BOX_OUT_OPTO
11	Reserved
12	Reserved
13	TRIGPOL
14	ENCA_POL
15	ENCB_POL
16	GPOUT0
17	GPOUT1
18	GPOUT2
19	GPOUT3
20	GPOUT4
21	GPOUT5
22	GPOUT6
23	GPOUT7
24	GPOUT8
25	GPOUT9
26	GPOUT10
27	GPOUT11
28	LED_RED
29	LED_ORANGE
30	LED_GREEN
31	Reserved

SEL_CC3

R/W, CON64[3..0], Karbon-CXP

Selects the source of CC3.

SEL_CC3	Source
0 (0000b)	Forced low
1 (0001b)	Forced high
2 (0010b)	CTab Column CT0
3 (0011b)	CTab Column CT1
4 (0100b)	CTab Column CT2
5 (0101b)	CTab Column CT3
6 (0110b)	VFGx_TRIG_SEL
7 (0111b)	VFGx_ENCA_SEL
8 (1000b)	VFGx_ENCB_SEL
9 (1001b)	This VFG's NTG, VFGx_NTG
10 (1010b)	VFG0's NTG, VFG0_NTG
11-15	Reserved

SEL_CC4

R/W, CON64[7..4], Karbon-CXP

Selects the source of CC4.

SEL_CC4	Source
0 (0000b)	Forced low
1 (0001b)	Forced high
2 (0010b)	CTab Column CT0
3 (0011b)	CTab Column CT1
4 (0100b)	CTab Column CT2
5 (0101b)	CTab Column CT3
6 (0110b)	VFGx_TRIG_SEL
7 (0111b)	VFGx_ENCA_SEL
8 (1000b)	VFGx_ENCB_SEL
9 (1001b)	This VFG's NTG, VFGx_NTG
10 (1010b)	VFG0's NTG, VFG0_NTG
11-15	Reserved

SEL_BOX_OUT_TTL

R/W, CON64[8], Karbon-CXP

Selects the source for the IOBOX TTL outputs.

SEL_BOX_OUT_TTL	Meaning
0	IOBOX TTL outputs are driven GPOUT0 to GPOUT11
1	IOBOX TTL outputs are driven by VFG0_CC1 to VFG3_CC3

SEL_BOX_OUT_DIF

R/W, CON64[9], Karbon-CXP

Selects the source for the IOBOX differential outputs.

SEL_BOX_OUT_DIF	Meaning
0	IOBOX differential outputs are driven GPOUT0 to GPOUT11
1	IOBOX differential outputs are driven by VFG0_CC1 to VFG3_CC3

SEL_BOX_OUT_OPTO

R/W, CON64[10], Karbon-CXP

Selects the source for the IOBOX opto-isolated outputs.

SEL_BOX_OUT_DIF	Meaning
0	IOBOX opto outputs are driven GPOUT0 to GPOUT11
1	IOBOX opto outputs are driven by VFG0_CC1 to VFG3_CC3

TRIGPOL

R/W, CON64[13], Karbon-CXP

Selects the edge of the trigger signal the corresponds to its assertion.

TRIGPOL	Meaning
0	Trigger asserted on rising edge
1	Trigger asserted on falling edge

ENCA_POL

R/W, CON64[14], Karbon-CXP

Selects the edge of encoder A signal the corresponds to its assertion.

ENCA_POL	Meaning
0	Encoder A asserted on rising edge
1	Encoder A asserted on falling edge

ENCB_POL

R/W, CON64[15], Karbon-CXP

Selects the edge of encoder B signal the corresponds to its assertion.

ENCB_POL	Meaning
0	Encoder B asserted on rising edge
1	Encoder B asserted on falling edge

GPOUT0

R/W, CON64[16], Karbon-CXP

General purpose output bit 0.

GPOUT1

R/W, CON64[17], Karbon-CXP

General purpose output bit 1.

GPOUT2

R/W, CON64[18], Karbon-CXP

General purpose output bit 2.

GPOUT3

R/W, CON64[19], Karbon-CXP

General purpose output bit 3.

GPOUT4

R/W, CON64[20], Karbon-CXP

General purpose output bit 4.

GPOUT5

R/W, CON64[21], Karbon-CXP

General purpose output bit 5.

GPOUT6	R/W, CON64[22], Karbon-CXP General purpose output bit 6.
GPOUT7	R/W, CON64[23], Karbon-CXP General purpose output bit 7.
GPOUT8	R/W, CON64[24], Karbon-CXP General purpose output bit 8.
GPOUT9	R/W, CON64[25], Karbon-CXP General purpose output bit 9.
GPOUT10	R/W, CON64[26], Karbon-CXP General purpose output bit 10.
GPOUT11	R/W, CON64[27], Karbon-CXP General purpose output bit 11.
LED_RED	R/W, CON64[28], Karbon-CXP Setting this bit to 1 turns the red LED on.
LED_ORANGE	R/W, CON64[29], Karbon-CXP Setting this bit to 1 turns the orange LED on.
LED_GREEN	R/W, CON64[30], Karbon-CXP Setting this bit to 1 turns the green LED on.

CXP Subsystem Registers

Chapter 11

11.1 Introduction

The sections describe the registers used to access the CoaXPress engine on the Karbon-CXP. Most of these registers are programmed automatically by the software and are probably only need be accessed under very special circumstances.

The Karbon-CXP has four CXP links. Each link has it's own SERDES and associated decode circuitry. In addition, each link can be powered separately. For this reason there are four identical sets of registers, one for each link. These link registers are pre-ceded by the link number in order to identify which link they belong to (see Table 11-1 for example).

Table 11-1 Link Register Example

Register	CXP Link number
0_POCCXP_EN_POWER	0
1_POCCXP_EN_POWER	1
2_POCCXP_EN_POWER	2
3_POCCXP_EN_POWER	3

It is also important to understand the each VFG has a complete set of these registers. This means that each VFG on the Karbon-CXP can access all of the links mounted on the board. The reason is that cameras can be single, dual or quad link. One VFG typically controls one camera, so each VFG needs access to all the links that belong to the connected camera.

To illustrate this concept, lets look at the Karbon-CXP4. This has 4 CXP links and 4 VFGs. There are quite a few ways that the cameras can be connected to VFGs. This board could be connected to four single link camera, in which case each VFG gets data from one CXP link. It could also be connected to two dual link cameras. In this case, two VFGs get two CXP links each, and there are two VFGs which are not used and get no data. The final example is a four CXP link camera, in this case one VFG gets data from all four links, and the other three VFGs are not used and get no data. The board is quite flexible, but the software tries to keep things simple and make sure users to get into too much trouble. In general, the connects between CXP links and VFGs is automatic, and the user does not have to worry about which links go to which VFG.

11.2 CON104

Bit	Name
0	0_POEXP_EN_POWER
1	0_POEXP_EN_24V_REG
2	0_POEXP_EN_CAM_SENSE
3	0_POEXP_CAM_IS_POEXP
4	0_POEXP_SHORT_DETECTED
5	0_POEXP_OPEN_DETECTED
6	0_POEXP_OVER_DETECTED
7	0_POEXP_OVER_LATCH
8	0_POEXP_UNDER_DETECTED
9	0_POEXP_UNDER_LATCH
10	0_POEXP_24V_OK
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	0_POEXP_CURRENT_LATCH
17	0_POEXP_CURRENT_LATCH
18	0_POEXP_CURRENT_LATCH
19	0_POEXP_CURRENT_LATCH
20	0_POEXP_CURRENT_LATCH
21	0_POEXP_CURRENT_LATCH
22	0_POEXP_CURRENT_LATCH
23	0_POEXP_CURRENT_LATCH
24	0_POEXP_CURRENT
25	0_POEXP_CURRENT
26	0_POEXP_CURRENT
27	0_POEXP_CURRENT
28	0_POEXP_CURRENT
29	0_POEXP_CURRENT
30	0_POEXP_CURRENT
31	0_POEXP_CURRENT

0_POCPX_EN_POWER	R/W, CON104[0], Karbon-CXP Enable CXP Power.
0_POCPX_EN_24V_REG	R/W, CON104[1], Karbon-CXP Enable 24V Regulator.
0_POCPX_EN_CAM_SENSE	R/W, CON104[2], Karbon-CXP Enable POCXP Sense.
0_POCPX_CAM_IS_POCPX	RO, CON104[3], Karbon-CXP Reserved for future use.
0_POCPX_SHORT_DETECTED	RO, CON104[4], Karbon-CXP Only valid if POCXP_EN_CAM_SENSE is asserted. This status bit tells if an short circuit was detected from the camera in response to POCXP_EN_CAM_SENSE.
0_POCPX_OPEN_DETECTED	RO, CON104[5], Karbon-CXP Only valid if POCXP_EN_CAM_SENSE is asserted. This status bit tells if an open circuit was detected from the camera in response to POCXP_EN_CAM_SENSE. It likely means there is no camera detected.
0_POCPX_OVER_DETECTED	RO, CON104[6], Karbon-CXP This status bit indicated over current detected. The protection circuit will immediately disable POCXP_EN_POWER and POCXP_EN_24V_REG in this event. The error is also latched in POCXP_OVER_LATCH.
0_POCPX_OVER_LATCH	RO, CON104[7], Karbon-CXP Latched version of POCXP_OVER_DETECTED. Cleared by hardware when both POCXP_EN_POWER and POCXP_EN_24V_REG transition from 0 to 1.

0_POCXP_UNDER_DETECTED	<p>RO, CON104[8], Karbon-CXP</p> <p>This status bit indicated under current detected. The protection circuit will immediately disable POCXP_EN_POWER and POCXP_EN_24V_REG in this event. The error is also latched in POCXP_UNDER_LATCH. The most likely cause of this is when a powered camera is disconnected.</p>
0_POCXP_UNDER_LATCH	<p>RO, CON104[9], Karbon-CXP</p> <p>Latched version of POCXP_UNDER_DETECTED. Cleared by hardware when both POCXP_EN_POWER and POCXP_EN_24_REG transition from 0 to 1.</p>
0_POCXP_24V_OK	<p>RO, CON104[10], Karbon-CXP</p> <p>24V OK indicator.</p>
0_POCXP_CURRENT_LATCH	<p>RO, CON104[23..16], Karbon-CXP</p> <p>Latched version of POCXP_CURRENT. It is latched on POCXP_UNDER_DETECT or POCXP_OVER_DETECT. Cleared by hardware when both POCXP_EN_POWER and POCXP_EN_24_REG transition from 0 to 1.</p>
0_POCXP_CURRENT	<p>RO, CON104[31..24], Karbon-CXP</p> <p>Real time current indicator.</p>

11.3 CON105

Bit	Name
0	0_POCCXP_OVER_TIMER
1	0_POCCXP_OVER_TIMER
2	0_POCCXP_OVER_TIMER
3	0_POCCXP_OVER_TIMER
4	0_POCCXP_OVER_TIMER
5	0_POCCXP_OVER_TIMER
6	0_POCCXP_OVER_TIMER
7	0_POCCXP_OVER_TIMER
8	0_POCCXP_OVER_TIMER
9	0_POCCXP_OVER_TIMER
10	0_POCCXP_OVER_TIMER
11	0_POCCXP_OVER_TIMER
12	0_POCCXP_OVER_TIMER
13	0_POCCXP_OVER_TIMER
14	0_POCCXP_OVER_TIMER
15	0_POCCXP_OVER_TIMER
16	0_POCCXP_OVER_TIMER
17	0_POCCXP_OVER_TIMER
18	0_POCCXP_OVER_TIMER
19	0_POCCXP_OVER_TIMER
20	0_POCCXP_OVER_TIMER
21	0_POCCXP_OVER_TIMER
22	0_POCCXP_OVER_TIMER
23	0_POCCXP_OVER_TIMER
24	0_POCCXP_OVER_TIMER
25	0_POCCXP_OVER_TIMER
26	0_POCCXP_OVER_TIMER
27	0_POCCXP_OVER_TIMER
28	0_POCCXP_OVER_TIMER
29	0_POCCXP_OVER_TIMER
30	0_POCCXP_OVER_TIMER
31	0_POCCXP_OVER_TIMER

**0_POCXP_
OVER_TIMER**

R/W, CON105[31..0], Karbon-CXP

This register specifies the time (in 6.4ns units) to wait after both POCXP_EN_POWER and POCXP_EN_24_REG transition from 0 to 1 before enabling the overcurrent detection circuit. It should be set high enough to ignore transients that may occur on initial power.

11.4 CON106

Bit	Name
0	0_POCPXP_UNDER_TIMER
1	0_POCPXP_UNDER_TIMER
2	0_POCPXP_UNDER_TIMER
3	0_POCPXP_UNDER_TIMER
4	0_POCPXP_UNDER_TIMER
5	0_POCPXP_UNDER_TIMER
6	0_POCPXP_UNDER_TIMER
7	0_POCPXP_UNDER_TIMER
8	0_POCPXP_UNDER_TIMER
9	0_POCPXP_UNDER_TIMER
10	0_POCPXP_UNDER_TIMER
11	0_POCPXP_UNDER_TIMER
12	0_POCPXP_UNDER_TIMER
13	0_POCPXP_UNDER_TIMER
14	0_POCPXP_UNDER_TIMER
15	0_POCPXP_UNDER_TIMER
16	0_POCPXP_UNDER_TIMER
17	0_POCPXP_UNDER_TIMER
18	0_POCPXP_UNDER_TIMER
19	0_POCPXP_UNDER_TIMER
20	0_POCPXP_UNDER_TIMER
21	0_POCPXP_UNDER_TIMER
22	0_POCPXP_UNDER_TIMER
23	0_POCPXP_UNDER_TIMER
24	0_POCPXP_UNDER_TIMER
25	0_POCPXP_UNDER_TIMER
26	0_POCPXP_UNDER_TIMER
27	0_POCPXP_UNDER_TIMER
28	0_POCPXP_UNDER_TIMER
29	0_POCPXP_UNDER_TIMER
30	0_POCPXP_UNDER_TIMER
31	0_POCPXP_UNDER_TIMER

**0_POCXP_
UNDER_TIMER**

R/W, CON106[31..0], Karbon-CXP

This register specifies the time (in 6.4ns units) to wait after both POCXP_EN_POWER and POCXP_EN_24_REG transition from 0 to 1 before enabling the under current detection circuit. It should be set high enough to ignore transients that may occur on initial power.

11.5 CON107

Bit	Name
0	0_COM_RCV_FIFO_SIZE
1	0_COM_RCV_FIFO_SIZE
2	0_COM_RCV_FIFO_SIZE
3	0_COM_RCV_FIFO_SIZE
4	0_COM_RCV_FIFO_SIZE
5	0_COM_RCV_FIFO_SIZE
6	0_COM_RCV_FIFO_SIZE
7	0_COM_RCV_FIFO_SIZE
8	0_COM_RCV_FIFO_SIZE
9	0_COM_RCV_FIFO_SIZE
10	0_COM_RCV_FIFO_SIZE
11	0_COM_RCV_FIFO_SIZE
12	0_COM_RCV_FIFO_SIZE
13	0_COM_RCV_FIFO_SIZE
14	0_COM_RCV_FIFO_SIZE
15	0_COM_RCV_FIFO_SIZE
16	0_COM_SEND_FIFO_SIZE
17	0_COM_SEND_FIFO_SIZE
18	0_COM_SEND_FIFO_SIZE
19	0_COM_SEND_FIFO_SIZE
20	0_COM_SEND_FIFO_SIZE
21	0_COM_SEND_FIFO_SIZE
22	0_COM_SEND_FIFO_SIZE
23	0_COM_SEND_FIFO_SIZE
24	0_COM_SEND_FIFO_SIZE
25	0_COM_SEND_FIFO_SIZE
26	0_COM_SEND_FIFO_SIZE
27	0_COM_SEND_FIFO_SIZE
28	0_COM_SEND_FIFO_SIZE
29	0_COM_SEND_FIFO_SIZE
30	0_COM_SEND_FIFO_SIZE
31	0_COM_SEND_FIFO_SIZE

**0_COM_RCV_
FIFO_SIZE**

RO, CON107[15..0], Karbon-CXP

Depth of the control channel receive fifo. It is measured in 32-bit words.

**0_COM_SEND_
FIFO_SIZE**

RO, CON107[31..16], Karbon-CXP

Depth of the control channel request fifo. It is measured in 32-bit words.

11.6 CON108

Bit	Name
0	0_COM_SEND_FIFO_CLR
1	0_COM_SEND_GO
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	0_COM_SEND_FIFO_CNT
17	0_COM_SEND_FIFO_CNT
18	0_COM_SEND_FIFO_CNT
19	0_COM_SEND_FIFO_CNT
20	0_COM_SEND_FIFO_CNT
21	0_COM_SEND_FIFO_CNT
22	0_COM_SEND_FIFO_CNT
23	0_COM_SEND_FIFO_CNT
24	0_COM_SEND_FIFO_CNT
25	0_COM_SEND_FIFO_CNT
26	0_COM_SEND_FIFO_CNT
27	0_COM_SEND_FIFO_CNT
28	0_COM_SEND_FIFO_CNT
29	0_COM_SEND_FIFO_CNT
30	0_COM_SEND_FIFO_CNT
31	0_COM_SEND_FIFO_CNT

**0_COM_SEND_
FIFO_CLR**

WO, CON108[0], Karbon-CXP

Clear the control channel request fifo.

**0_COM_SEND_
GO**

WO, CON108[1], Karbon-CXP

Transmit the packet stored in the request fifo to the uplink channel. This involves an 8b/10b encoding and serialization. It is assumed that the packet was constructed in the fifo by software and is ready for transmission.

**0_COM_SEND_
FIFO_CNT**

RO, CON108[31..16], Karbon-CXP

Number of 32-bit words currently in the request fifo.

11.7 CON109

Bit	Name
0	0_COM_SEND_DATA
1	0_COM_SEND_DATA
2	0_COM_SEND_DATA
3	0_COM_SEND_DATA
4	0_COM_SEND_DATA
5	0_COM_SEND_DATA
6	0_COM_SEND_DATA
7	0_COM_SEND_DATA
8	0_COM_SEND_DATA
9	0_COM_SEND_DATA
10	0_COM_SEND_DATA
11	0_COM_SEND_DATA
12	0_COM_SEND_DATA
13	0_COM_SEND_DATA
14	0_COM_SEND_DATA
15	0_COM_SEND_DATA
16	0_COM_SEND_DATA
17	0_COM_SEND_DATA
18	0_COM_SEND_DATA
19	0_COM_SEND_DATA
20	0_COM_SEND_DATA
21	0_COM_SEND_DATA
22	0_COM_SEND_DATA
23	0_COM_SEND_DATA
24	0_COM_SEND_DATA
25	0_COM_SEND_DATA
26	0_COM_SEND_DATA
27	0_COM_SEND_DATA
28	0_COM_SEND_DATA
29	0_COM_SEND_DATA
30	0_COM_SEND_DATA
31	0_COM_SEND_DATA

0_COM_SEND_DATA R/W, CON109[31..0], Karbon-CXP

Software constructs an uplink control channel request packet by writing to the tail of this fifo as 32-bit words. Software is responsible for constructing the majority of the CXP packed according to the CXP specification. Hardware will automatically generate the leading start of packet indication (K27.7), the control command indication (0x2), and the trailing end of packet indication (K29.7). All other fields (cmd, size, addr, data, crc) are left to software. Once the packet is formed, software should assert the COM_SEND_GO bit. Reading this register returns the last value written.

11.8 CON110

Bit	Name
0	0_COM_RCV_FIFO_CLR
1	Reserved
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	0_COM_RCV_FIFO_CNT
17	0_COM_RCV_FIFO_CNT
18	0_COM_RCV_FIFO_CNT
19	0_COM_RCV_FIFO_CNT
20	0_COM_RCV_FIFO_CNT
21	0_COM_RCV_FIFO_CNT
22	0_COM_RCV_FIFO_CNT
23	0_COM_RCV_FIFO_CNT
24	0_COM_RCV_FIFO_CNT
25	0_COM_RCV_FIFO_CNT
26	0_COM_RCV_FIFO_CNT
27	0_COM_RCV_FIFO_CNT
28	0_COM_RCV_FIFO_CNT
29	0_COM_RCV_FIFO_CNT
30	0_COM_RCV_FIFO_CNT
31	0_COM_RCV_FIFO_CNT

**0_COM_RCV_
FIFO_CLR**

WO, CON110[0], Karbon-CXP

Clear the control channel receive fifo.

**0_COM_RCV_
FIFO_CNT**

RO, CON110[31..16], Karbon-CXP

Number of 32-bit words currently in the response fifo.

11.9 CON111

Bit	Name
0	0_COM_RCV_DATA
1	0_COM_RCV_DATA
2	0_COM_RCV_DATA
3	0_COM_RCV_DATA
4	0_COM_RCV_DATA
5	0_COM_RCV_DATA
6	0_COM_RCV_DATA
7	0_COM_RCV_DATA
8	0_COM_RCV_DATA
9	0_COM_RCV_DATA
10	0_COM_RCV_DATA
11	0_COM_RCV_DATA
12	0_COM_RCV_DATA
13	0_COM_RCV_DATA
14	0_COM_RCV_DATA
15	0_COM_RCV_DATA
16	0_COM_RCV_DATA
17	0_COM_RCV_DATA
18	0_COM_RCV_DATA
19	0_COM_RCV_DATA
20	0_COM_RCV_DATA
21	0_COM_RCV_DATA
22	0_COM_RCV_DATA
23	0_COM_RCV_DATA
24	0_COM_RCV_DATA
25	0_COM_RCV_DATA
26	0_COM_RCV_DATA
27	0_COM_RCV_DATA
28	0_COM_RCV_DATA
29	0_COM_RCV_DATA
30	0_COM_RCV_DATA
31	0_COM_RCV_DATA

**0_COM_RCV_
DATA**

RO, CON111[31..0], Karbon-CXP

Read the head of the control channel response fifo. Fifo level can be monitored with COM_RCV_FIFO_CNT.

11.10 CON115

Bit	Name
0	0_LINK_INT_DEST
1	0_LINK_INT_DEST
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

**O_LINK_INT_
DEST**

R/W, CON115[1..0], Karbon-CXP

TBD

11.11 CON116

Bit	Name
0	0_UNDER_CURRENT
1	0_OVER_CURRENT
2	0_TRIG_ACK_RCVD
3	0_GPIO_ACK_RCVD
4	0_CTL_ACK_RCVD
5	0_GPIO_RCVD
6	0_TRIG_RCVD
7	0_CTL_RSP_FIFO_OVF
8	0_CTL_REQ_FIFO_OVF
9	0_GPIO_NOMATCH
10	0_TRIG_NOMATCH
11	0_IOACK_UNKNOWN_TYPE
12	0_IOACK_NOMATCH
13	0_IOACK_UNEXPECTED_INT
14	0_IOACK_NOMATCH2
15	0_STRM_PKT_DROP
16	0_STRM_NOT_ENOUGH_DAT
17	0_STRM_TOO_MUCH_DAT
18	0_STRM_BAD_CRC
19	0_STRM_OVERFLOW
20	0_STRM_CORNER
21	0_SERDES_LOST_ALIGN
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

0_UNDER_CURRENT	R/W, CON116[0], Karbon-CXP Undercurrent detected by POCXP controller interrupt.
0_OVER_CURRENT	R/W, CON116[1], Karbon-CXP Overcurrent detected by POCXP controller interrupt.
0_TRIG_ACK_RCVD	R/W, CON116[2], Karbon-CXP Trigger acknowledgement received from device interrupt.
0_GPIO_ACK_RCVD	R/W, CON116[3], Karbon-CXP GPIO acknowledgement received from device interrupt.
0_CTL_ACK_RCVD	R/W, CON116[4], Karbon-CXP Control packet acknowledgement received from device interrupt.
0_GPIO_RCVD	R/W, CON116[5], Karbon-CXP GPIO received from device interrupt.
0_TRIG_RCVD	R/W, CON116[6], Karbon-CXP Trigger received from device interrupt.
0_CTL_RSP_FIFO_OVF	R/W, CON116[7], Karbon-CXP Overflow detected in the control response fifo (Device to host direction) interrupt.
0_CTL_REQ_FIFO_OVF	R/W, CON116[8], Karbon-CXP Overflow detected in control request fifo (Host to device direction) interrupt.
0_GPIO_NOMATCH	R/W, CON116[9], Karbon-CXP Problem decoding a GPIO packet from device interrupt.

0_TRIG_NOMATCH	R/W, CON116[10], Karbon-CXP Problem decoding a trigger packet from device interrupt.
0_IOACK_UNKNOWN_TYPE	R/W, CON116[11], Karbon-CXP Problem decoding an IO acknowledgment from device interrupt.
0_IOACK_NOMATCH	R/W, CON116[12], Karbon-CXP Problem decoding an IO acknowledgement from device interrupt.
0_IOACK_UNEXPECTED_INT	R/W, CON116[13], Karbon-CXP Problem decoding an IO acknowledgement from device interrupt.
0_IOACK_NOMATCH2	R/W, CON116[14], Karbon-CXP Problem decoding an IO acknowledgement from device interrupt.
0_STRM_PKT_DROP	R/W, CON116[15], Karbon-CXP Problem decoding a stream packet header, remainder of packet is dropped interrupt.
0_STRM_NOT_ENOUGH_DAT	R/W, CON116[16], Karbon-CXP Not implemented, reserved interrupt.
0_STRM_TOO_MUCH_DAT	R/W, CON116[17], Karbon-CXP Not implemented, reserved interrupt.
0_STRM_BAD_CRC	R/W, CON116[18], Karbon-CXP CRC error detected in stream packet interrupt.
0_STRM_OVERFLOW	R/W, CON116[19], Karbon-CXP Overflow in the stream packet buffer interrupt.

**0_STRM_
CORNER**

R/W, CON116[19], Karbon-CXP

Not implemented, reserved interrupt.

**0_SERDES_
LOST_ALIGN**

R/W, CON116[21], Karbon-CXP

Serdes lost alignment interrupt.

11.12 CON117

Bit	Name
0	0_UNDER_CURRENT_M
1	0_OVER_CURRENT_M
2	0_TRIG_ACK_RCVD_M
3	0_GPIO_ACK_RCVD_M
4	0_CTL_ACK_RCVD_M
5	0_GPIO_RCVD_M
6	0_TRIG_RCVD_M
7	0_CTL_RSP_FIFO_OVF_M
8	0_CTL_REQ_FIFO_OVF_M
9	0_GPIO_NOMATCH_M
10	0_TRIG_NOMATCH_M
11	0_IOACK_UNKNOWN_TYPE_M
12	0_IOACK_NOMATCH_M
13	0_IOACK_UNEXPECTED_INT_M
14	0_IOACK_NOMATCH2_M
15	0_STRM_PKT_DROP_M
16	0_STRM_NOT_ENOUGH_DAT_M
17	0_STRM_TOO_MUCH_DAT_M
18	0_STRM_BAD_CRC_M
19	0_STRM_OVERFLOW_M
20	0_STRM_CORNER_M
21	0_SERDES_LOST_ALIGN_M
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

0_UNDER_CURRENT_M	R/W, CON117[0], Karbon-CXP Mask for the 0_UNDER_CURRENT_M interrupt.
0_OVER_CURRENT_M	R/W, CON117[1], Karbon-CXP Mask for the 0_OVER_CURRENT_M interrupt.
0_TRIG_ACK_RCVD_M	R/W, CON117[2], Karbon-CXP Mask for the 0_TRIG_ACK_RCVD_M interrupt.
0_GPIO_ACK_RCVD_M	R/W, CON117[3], Karbon-CXP Mask for the 0_GPIO_ACK_RCVD_M interrupt.
0_CTL_ACK_RCVD_M	R/W, CON117[4], Karbon-CXP Mask for the 0_CTL_ACK_RCVD_M interrupt.
0_GPIO_RCVD_M	R/W, CON117[5], Karbon-CXP Mask for the 0_GPIO_RCVD_M interrupt.
0_TRIG_RCVD_M	R/W, CON117[6], Karbon-CXP Mask for the 0_TRIG_RCVD_M interrupt.
0_CTL_RSP_FIFO_OVF_M	R/W, CON117[7], Karbon-CXP Mask for the 0_CTL_RSP_FIFO_OVF_M interrupt.
0_CTL_REQ_FIFO_OVF_M	R/W, CON117[8], Karbon-CXP Mask for the 0_CTL_REQ_FIFO_OVF_M interrupt.
0_GPIO_NOMATCH_M	R/W, CON117[9], Karbon-CXP Mask for the 0_GPIO_NOMATCH_M interrupt.

0_TRIG_NOMATCH_M	R/W, CON117[10], Karbon-CXP Mask for the 0_TRIG_NOMATCH_M interrupt.
0_IOACK_UNKNOWN_TYPE_M	R/W, CON117[11], Karbon-CXP Mask for the 0_IOACK_UNKNOWN_TYPE_M interrupt.
0_IOACK_NOMATCH_M	R/W, CON117[12], Karbon-CXP Mask for the 0_IOACK_NOMATCH_M interrupt.
0_IOACK_UNEXPECTED_INT_M	R/W, CON117[13], Karbon-CXP Mask for the 0_IOACK_UNEXPECTED_INT_M interrupt.
0_IOACK_NOMATCH2_M	R/W, CON117[14], Karbon-CXP Mask for the 0_IOACK_NOMATCH2_M interrupt.
0_STRM_PKT_DROP_M	R/W, CON117[15], Karbon-CXP Mask for the 0_STRM_PKT_DROP_M interrupt.
0_STRM_NOT_ENOUGH_DAT_M	R/W, CON117[16], Karbon-CXP Mask for the 0_STRM_NOT_ENOUGH_DAT_M interrupt.
0_STRM_TOO_MUCH_DAT_M	R/W, CON117[17], Karbon-CXP Mask for the 0_STRM_TOO_MUCH_DAT_Mv
0_STRM_BAD_CRC_M	R/W, CON117[18], Karbon-CXP Mask for the 0_STRM_BAD_CRC_M interrupt.
0_STRM_OVERFLOW_M	R/W, CON117[19], Karbon-CXP Mask for the 0_STRM_OVERFLOW_M interrupt.

11.13 CON118

Bit	Name
0	0_UNDER_CURRENT_CM
1	0_OVER_CURRENT_CM
2	0_TRIG_ACK_RCVD_CM
3	0_GPIO_ACK_RCVD_CM
4	0_CTL_ACK_RCVD_CM
5	0_GPIO_RCVD_CM
6	0_TRIG_RCVD_CM
7	0_CTL_RSP_FIFO_OVF_CM
8	0_CTL_REQ_FIFO_OVF_CM
9	0_GPIO_NOMATCH_CM
10	0_TRIG_NOMATCH_CM
11	0_IOACK_UNKNOWN_TYPE_CM
12	0_IOACK_NOMATCH_CM
13	0_IOACK_UNEXPECTED_INT_CM
14	0_IOACK_NOMATCH2_CM
15	0_STRM_PKT_DROP_CM
16	0_STRM_NOT_ENOUGH_DAT_CM
17	0_STRM_TOO_CMUCH_DAT_CM
18	0_STRM_BAD_CRC_CM
19	0_STRM_OVERFLOW_CM
20	0_STRM_CORNER_CM
21	0_SERDES_LOST_ALIGN_CM
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

0_UNDER_CURRENT_CM

R/W, CON118[0], Karbon-CXP

Write mask for the 0_UNDER_CURRENT_CM interrupt.

0_OVER_CURRENT_CM

R/W, CON118[1], Karbon-CXP

Write mask for the 0_OVER_CURRENT_CM interrupt.

0_TRIG_ACK_RCVD_CM

R/W, CON118[2], Karbon-CXP

Write mask for the 0_TRIG_ACK_RCVD_CM interrupt.

0_GPIO_ACK_RCVD_CM

R/W, CON118[3], Karbon-CXP

Write mask for the 0_GPIO_ACK_RCVD_CM interrupt.

0_CTL_ACK_RCVD_CM

R/W, CON118[4], Karbon-CXP

Write mask for the 0_CTL_ACK_RCVD_CM interrupt.

0_GPIO_RCVD_CM

R/W, CON118[5], Karbon-CXP

Write mask for the 0_GPIO_RCVD_CM interrupt.

0_TRIG_RCVD_CM

R/W, CON118[6], Karbon-CXP

Write mask for the 0_TRIG_RCVD_CM interrupt.

0_CTL_RSP_FIFO_OVF_CM

R/W, CON118[7], Karbon-CXP

Write mask for the 0_CTL_RSP_FIFO_OVF_CM interrupt.

0_CTL_REQ_FIFO_OVF_CM

R/W, CON118[8], Karbon-CXP

Write mask for the 0_CTL_REQ_FIFO_OVF_CM interrupt.

0_GPIO_NOMATCH_CM

R/W, CON118[9], Karbon-CXP

Write mask for the 0_GPIO_NOMATCH_CM interrupt.

**0_TRIG_
NOMATCH_CM**

R/W, CON118[10], Karbon-CXP

Write mask for the 0_TRIG_NOMATCH_CM interrupt.

**0_IOACK_
UNKNOWN_
TYPE_CM**

R/W, CON118[11], Karbon-CXP

Write mask for the 0_IOACK_UNKNOWN_TYPE_CM interrupt.

**0_IOACK_
NOMATCH_CM**

R/W, CON118[12], Karbon-CXP

Write mask for the 0_IOACK_NOMATCH_CM interrupt.

**0_IOACK_
UNEXPECTED_
INT_CM**

R/W, CON118[13], Karbon-CXP

Write mask for the 0_IOACK_UNEXPECTED_INT_CM interrupt.

**0_IOACK_
NOMATCH2_CM**

R/W, CON118[14], Karbon-CXP

Write mask for the 0_IOACK_NOMATCH2_CM interrupt.

**0_STRM_PKT_
DROP_CM**

R/W, CON118[15], Karbon-CXP

Write mask for the 0_STRM_PKT_DROP_CM interrupt.

**0_STRM_NOT_
ENOUGH_DAT_
CM**

R/W, CON118[16], Karbon-CXP

Write mask for the 0_STRM_NOT_ENOUGH_DAT_CM interrupt.

**0_STRM_TOO_
CMUCH_DAT_
CM**

R/W, CON118[17], Karbon-CXP

Write mask for the 0_STRM_TOO_CMUCH_DAT_CM interrupt.

**0_STRM_BAD_
CRC_CM**

R/W, CON118[18], Karbon-CXP

Write mask for the 0_STRM_BAD_CRC_CM interrupt.

**0_STRM_
OVERFLOW_CM**

R/W, CON118[19], Karbon-CXP

Write mask for the 0_STRM_OVERFLOW_CM interrupt.

11.14 CON120

Bit	Name
0	0_PKT_RCVD_CNT
1	0_PKT_RCVD_CNT
2	0_PKT_RCVD_CNT
3	0_PKT_RCVD_CNT
4	0_PKT_RCVD_CNT
5	0_PKT_RCVD_CNT
6	0_PKT_RCVD_CNT
7	0_PKT_RCVD_CNT
8	0_PKT_RCVD_CNT
9	0_PKT_RCVD_CNT
10	0_PKT_RCVD_CNT
11	0_PKT_RCVD_CNT
12	0_PKT_RCVD_CNT
13	0_PKT_RCVD_CNT
14	0_PKT_RCVD_CNT
15	0_PKT_RCVD_CNT
16	0_PKT_GNT_CNT
17	0_PKT_GNT_CNT
18	0_PKT_GNT_CNT
19	0_PKT_GNT_CNT
20	0_PKT_GNT_CNT
21	0_PKT_GNT_CNT
22	0_PKT_GNT_CNT
23	0_PKT_GNT_CNT
24	0_PKT_GNT_CNT
25	0_PKT_GNT_CNT
26	0_PKT_GNT_CNT
27	0_PKT_GNT_CNT
28	0_PKT_GNT_CNT
29	0_PKT_GNT_CNT
30	0_PKT_GNT_CNT
31	0_PKT_GNT_CNT

**0_PKT_RCVD_
CNT**

R/W, CON120[15..0], Karbon-CXP

Number of CXP packets received on this link. The entire register [31:0] is cleared on a write access of any value.

**0_PKT_GNT_
CNT**

R/W, CON120[31..16], Karbon-CXP

Number of packets forwarded from this link to the Stream Assembler engine. The entire register [31:0] is cleared on a write access of any value.

11.15 CON121

Bit	Name
0	0_PKT_DROP_CNT
1	0_PKT_DROP_CNT
2	0_PKT_DROP_CNT
3	0_PKT_DROP_CNT
4	0_PKT_DROP_CNT
5	0_PKT_DROP_CNT
6	0_PKT_DROP_CNT
7	0_PKT_DROP_CNT
8	0_PKT_DROP_CNT
9	0_PKT_DROP_CNT
10	0_PKT_DROP_CNT
11	0_PKT_DROP_CNT
12	0_PKT_DROP_CNT
13	0_PKT_DROP_CNT
14	0_PKT_DROP_CNT
15	0_PKT_DROP_CNT
16	0_CRC_ERR_CNT
17	0_CRC_ERR_CNT
18	0_CRC_ERR_CNT
19	0_CRC_ERR_CNT
20	0_CRC_ERR_CNT
21	0_CRC_ERR_CNT
22	0_CRC_ERR_CNT
23	0_CRC_ERR_CNT
24	0_CRC_ERR_CNT
25	0_CRC_ERR_CNT
26	0_CRC_ERR_CNT
27	0_CRC_ERR_CNT
28	0_CRC_ERR_CNT
29	0_CRC_ERR_CNT
30	0_CRC_ERR_CNT
31	0_CRC_ERR_CNT

0_PKT_DROP_
CNT

R/W, CON121[15..0], Karbon-CXP

Number of packets dropped due to packet header errors. The entire register [31:0] is cleared on a write access of any value.

0_CRC_ERR_
CNT

R/W, CON121[31..16], Karbon-CXP

Number of packets with crc errors. These packets are not dropped because they most likely have a small data error and the majority of the frame can be recovered. The entire register [31:0] is cleared on a write access of any value.

11.16 CON122

Bit	Name
0	0_CXP_TRIG_STATE
1	Reserved
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	0_CXP_TRIG_ACK_CNT
25	0_CXP_TRIG_ACK_CNT
26	0_CXP_TRIG_ACK_CNT
27	0_CXP_TRIG_ACK_CNT
28	0_CXP_TRIG_ACK_CNT
29	0_CXP_TRIG_ACK_CNT
30	0_CXP_TRIG_ACK_CNT
31	0_CXP_TRIG_ACK_CNT

**0_CXP_TRIG_
STATE**

RO, CON122[0], Karbon-CXP

Current state of the uplink CXP trigger signal.

**0_CXP_TRIG_
ACK_CNT**

RO, CON122[31..24], Karbon-CXP

Number of CXP trigger acknowledgements received.

11.17 CON123

Bit	Name
0	0_CXP_GPIO_STATE
1	Reserved
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	0_CXP_GPIO_ACK_CNT
25	0_CXP_GPIO_ACK_CNT
26	0_CXP_GPIO_ACK_CNT
27	0_CXP_GPIO_ACK_CNT
28	0_CXP_GPIO_ACK_CNT
29	0_CXP_GPIO_ACK_CNT
30	0_CXP_GPIO_ACK_CNT
31	0_CXP_GPIO_ACK_CNT

**0_CXP_GPIO_
STATE**

RO, CON123[0], Karbon-CXP

Current state up of the uplink CXP GPIO bus.

**0_CXP_GPIO_
ACK_CNT**

RO, CON123[31..24], Karbon-CXP

Number of GPIO acknowledgements received.

11.18 CON126

Bit	Name
0	0_LINK_SPEED
1	0_LINK_SPEED
2	0_LINK_SPEED
3	0_LINK_SPEED
4	0_LINK_SPEED
5	0_LINK_SPEED
6	0_LINK_SPEED
7	0_LINK_SPEED
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

0_LINK_SPEED RO, CON126[7..0], Karbon-CXP

Describe 0_LINK_SPEED

11.19 CON127

Bit	Name
0	0_SERDES_STATE
1	0_SERDES_STATE
2	0_SERDES_STATE
3	0_SERDES_STATE
4	0_SERDES_STATE
5	0_SERDES_STATE
6	0_SERDES_STATE
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	0_SERDES_ALIGNED
31	0_SERDERS_SIGNALDETECT

**0_SERDES_
STATE**

RO, CON127[6..0], Karbon-CXP

Describe 0_SERDES_STATE

**0_SERDES_
ALIGNED**

RO, CON127[30], Karbon-CXP

Describe 0_SERDES_ALIGNED

**0_SERDERS_
SIGNALDETECT**

RO, CON127[31], Karbon-CXP

Describe 0_SERDERS_SIGNALDETECT

11.20 CON128

Bit	Name
0	0_RAW_DATA_MODE
1	0_REMOVE_IDLES
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

**0_RAW_DATA_
MODE**

R/W, CON128[0], Karbon-CXP

Enable raw capture mode. This mode captures raw data from the CXP link without any processing.

**0_REMOVE_
IDLES**

R/W, CON128[1], Karbon-CXP

Remove CXP idle packets from the raw capture.

11.21 CON131

Bit	Name
0	0_SERDES_ERROR_CODE
1	0_SERDES_ERROR_CODE
2	0_SERDES_ERROR_CODE
3	0_SERDES_ERROR_CODE
4	0_SERDES_ERROR_CODE
5	0_SERDES_ERROR_CODE
6	0_SERDES_ERROR_CODE
7	0_SERDES_ERROR_CODE
8	0_SERDES_ERROR_CODE
9	0_SERDES_ERROR_CODE
10	0_SERDES_ERROR_CODE
11	0_SERDES_ERROR_CODE
12	0_SERDES_ERROR_CODE
13	0_SERDES_ERROR_CODE
14	0_SERDES_ERROR_CODE
15	0_SERDES_ERROR_CODE
16	0_SERDES_ERROR_CODE
17	0_SERDES_ERROR_CODE
18	0_SERDES_ERROR_CODE
19	0_SERDES_ERROR_CODE
20	0_SERDES_ERROR_CODE
21	0_SERDES_ERROR_CODE
22	0_SERDES_ERROR_CODE
23	0_SERDES_ERROR_CODE
24	0_SERDES_ERROR_CODE
25	0_SERDES_ERROR_CODE
26	0_SERDES_ERROR_CODE
27	0_SERDES_ERROR_CODE
28	0_SERDES_ERROR_CODE
29	0_SERDES_ERROR_CODE
30	0_SERDES_ERROR_CODE
31	Reserved

**0_SERDES_
ERROR_CODE**

RO, CON131[30..0], Karbon-CXP

Describe 0_SERDES_ERROR_CODE

11.22 CON136

Bit	Name
0	1_POCPX_EN_POWER
1	1_POCPX_EN_24V_REG
2	1_POCPX_EN_CAM_SENSE
3	1_POCPX_CAM_IS_POCPX
4	1_POCPX_SHORT_DETECTED
5	1_POCPX_OPEN_DETECTED
6	1_POCPX_OVER_DETECTED
7	1_POCPX_OVER_LATCH
8	1_POCPX_UNDER_DETECTED
9	1_POCPX_UNDER_LATCH
10	1_POCPX_24V_OK
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	1_POCPX_CURRENT_LATCH
17	1_POCPX_CURRENT_LATCH
18	1_POCPX_CURRENT_LATCH
19	1_POCPX_CURRENT_LATCH
20	1_POCPX_CURRENT_LATCH
21	1_POCPX_CURRENT_LATCH
22	1_POCPX_CURRENT_LATCH
23	1_POCPX_CURRENT_LATCH
24	1_POCPX_CURRENT
25	1_POCPX_CURRENT
26	1_POCPX_CURRENT
27	1_POCPX_CURRENT
28	1_POCPX_CURRENT
29	1_POCPX_CURRENT
30	1_POCPX_CURRENT
31	1_POCPX_CURRENT

1_POCPX_EN_POWER	R/W, CON136[0], Karbon-CXP See description of 0_POCPX_EN_POWER
1_POCPX_EN_24V_REG	R/W, CON136[1], Karbon-CXP See description of 0_POCPX_EN_24V_REG
1_POCPX_EN_CAM_SENSE	R/W, CON136[2], Karbon-CXP See description of 0_POCPX_EN_CAM_SENSE
1_POCPX_CAM_IS_POCPX	RO, CON136[3], Karbon-CXP See description of 0_POCPX_CAM_IS_POCPX
1_POCPX_SHORT_DETECTED	RO, CON136[4], Karbon-CXP See description of 0_POCPX_SHORT_DETECTED
1_POCPX_OPEN_DETECTED	RO, CON136[5], Karbon-CXP See description of 0_POCPX_OPEN_DETECTED
1_POCPX_OVER_DETECTED	RO, CON136[6], Karbon-CXP See description of 0_POCPX_OVER_DETECTED
1_POCPX_OVER_LATCH	RO, CON136[7], Karbon-CXP See description of 0_POCPX_OVER_LATCH
1_POCPX_UNDER_DETECTED	RO, CON136[8], Karbon-CXP See description of 0_POCPX_UNDER_DETECTED
1_POCPX_UNDER_LATCH	RO, CON136[9], Karbon-CXP See description of 0_POCPX_UNDER_LATCH

1_POCPX_24V_OK	RO, CON136[10], Karbon-CXP See description of 0_POCPX_24V_OK
1_POCPX_CURRENT_LATCH	RO, CON136[23..16], Karbon-CXP See description of 0_POCPX_CURRENT_LATCH
1_POCPX_CURRENT	RO, CON136[31..24], Karbon-CXP See description of 0_POCPX_CURRENT

11.23 CON137

Bit	Name
0	1_POCXp_OVER_TIMER
1	1_POCXp_OVER_TIMER
2	1_POCXp_OVER_TIMER
3	1_POCXp_OVER_TIMER
4	1_POCXp_OVER_TIMER
5	1_POCXp_OVER_TIMER
6	1_POCXp_OVER_TIMER
7	1_POCXp_OVER_TIMER
8	1_POCXp_OVER_TIMER
9	1_POCXp_OVER_TIMER
10	1_POCXp_OVER_TIMER
11	1_POCXp_OVER_TIMER
12	1_POCXp_OVER_TIMER
13	1_POCXp_OVER_TIMER
14	1_POCXp_OVER_TIMER
15	1_POCXp_OVER_TIMER
16	1_POCXp_OVER_TIMER
17	1_POCXp_OVER_TIMER
18	1_POCXp_OVER_TIMER
19	1_POCXp_OVER_TIMER
20	1_POCXp_OVER_TIMER
21	1_POCXp_OVER_TIMER
22	1_POCXp_OVER_TIMER
23	1_POCXp_OVER_TIMER
24	1_POCXp_OVER_TIMER
25	1_POCXp_OVER_TIMER
26	1_POCXp_OVER_TIMER
27	1_POCXp_OVER_TIMER
28	1_POCXp_OVER_TIMER
29	1_POCXp_OVER_TIMER
30	1_POCXp_OVER_TIMER
31	1_POCXp_OVER_TIMER

**1_POCPX_
OVER_TIMER**

R/W, CON137[31..0], Karbon-CXP

See description of 0_POCPX_OVER_TIMER

11.24 CON138

Bit	Name
0	1_POEXP_UNDER_TIMER
1	1_POEXP_UNDER_TIMER
2	1_POEXP_UNDER_TIMER
3	1_POEXP_UNDER_TIMER
4	1_POEXP_UNDER_TIMER
5	1_POEXP_UNDER_TIMER
6	1_POEXP_UNDER_TIMER
7	1_POEXP_UNDER_TIMER
8	1_POEXP_UNDER_TIMER
9	1_POEXP_UNDER_TIMER
10	1_POEXP_UNDER_TIMER
11	1_POEXP_UNDER_TIMER
12	1_POEXP_UNDER_TIMER
13	1_POEXP_UNDER_TIMER
14	1_POEXP_UNDER_TIMER
15	1_POEXP_UNDER_TIMER
16	1_POEXP_UNDER_TIMER
17	1_POEXP_UNDER_TIMER
18	1_POEXP_UNDER_TIMER
19	1_POEXP_UNDER_TIMER
20	1_POEXP_UNDER_TIMER
21	1_POEXP_UNDER_TIMER
22	1_POEXP_UNDER_TIMER
23	1_POEXP_UNDER_TIMER
24	1_POEXP_UNDER_TIMER
25	1_POEXP_UNDER_TIMER
26	1_POEXP_UNDER_TIMER
27	1_POEXP_UNDER_TIMER
28	1_POEXP_UNDER_TIMER
29	1_POEXP_UNDER_TIMER
30	1_POEXP_UNDER_TIMER
31	1_POEXP_UNDER_TIMER

**1_POCPX_
UNDER_TIMER**

R/W, CON138[31..0], Karbon-CXP

See description of 0_POCPX_UNDER_TIMER

11.25 CON139

Bit	Name
0	1_COM_RCV_FIFO_SIZE
1	1_COM_RCV_FIFO_SIZE
2	1_COM_RCV_FIFO_SIZE
3	1_COM_RCV_FIFO_SIZE
4	1_COM_RCV_FIFO_SIZE
5	1_COM_RCV_FIFO_SIZE
6	1_COM_RCV_FIFO_SIZE
7	1_COM_RCV_FIFO_SIZE
8	1_COM_RCV_FIFO_SIZE
9	1_COM_RCV_FIFO_SIZE
10	1_COM_RCV_FIFO_SIZE
11	1_COM_RCV_FIFO_SIZE
12	1_COM_RCV_FIFO_SIZE
13	1_COM_RCV_FIFO_SIZE
14	1_COM_RCV_FIFO_SIZE
15	1_COM_RCV_FIFO_SIZE
16	1_COM_SEND_FIFO_SIZE
17	1_COM_SEND_FIFO_SIZE
18	1_COM_SEND_FIFO_SIZE
19	1_COM_SEND_FIFO_SIZE
20	1_COM_SEND_FIFO_SIZE
21	1_COM_SEND_FIFO_SIZE
22	1_COM_SEND_FIFO_SIZE
23	1_COM_SEND_FIFO_SIZE
24	1_COM_SEND_FIFO_SIZE
25	1_COM_SEND_FIFO_SIZE
26	1_COM_SEND_FIFO_SIZE
27	1_COM_SEND_FIFO_SIZE
28	1_COM_SEND_FIFO_SIZE
29	1_COM_SEND_FIFO_SIZE
30	1_COM_SEND_FIFO_SIZE
31	1_COM_SEND_FIFO_SIZE

1_COM_RCV_FIFO_SIZE	RO, CON139[15..0], Karbon-CXP See description of 0_COM_RCV_FIFO_SIZE
1_COM_SEND_FIFO_SIZE	RO, CON139[31..16], Karbon-CXP See description of 0_COM_SEND_FIFO_SIZE

11.26 CON140

Bit	Name
0	1_COM_SEND_FIFO_CLR
1	1_COM_SEND_GO
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	1_COM_SEND_FIFO_CNT
17	1_COM_SEND_FIFO_CNT
18	1_COM_SEND_FIFO_CNT
19	1_COM_SEND_FIFO_CNT
20	1_COM_SEND_FIFO_CNT
21	1_COM_SEND_FIFO_CNT
22	1_COM_SEND_FIFO_CNT
23	1_COM_SEND_FIFO_CNT
24	1_COM_SEND_FIFO_CNT
25	1_COM_SEND_FIFO_CNT
26	1_COM_SEND_FIFO_CNT
27	1_COM_SEND_FIFO_CNT
28	1_COM_SEND_FIFO_CNT
29	1_COM_SEND_FIFO_CNT
30	1_COM_SEND_FIFO_CNT
31	1_COM_SEND_FIFO_CNT

1_COM_SEND_FIF0_CLR WO, CON140[0], Karbon-CXP
See description of 0_COM_SEND_FIF0_CLR

1_COM_SEND_GO WO, CON140[1], Karbon-CXP
See description of 0_COM_SEND_GO

1_COM_SEND_FIF0_CNT RO, CON140[31..16], Karbon-CXP
See description of 0_COM_SEND_FIF0_CNT

11.27 CON141

Bit	Name
0	1_COM_SEND_DATA
1	1_COM_SEND_DATA
2	1_COM_SEND_DATA
3	1_COM_SEND_DATA
4	1_COM_SEND_DATA
5	1_COM_SEND_DATA
6	1_COM_SEND_DATA
7	1_COM_SEND_DATA
8	1_COM_SEND_DATA
9	1_COM_SEND_DATA
10	1_COM_SEND_DATA
11	1_COM_SEND_DATA
12	1_COM_SEND_DATA
13	1_COM_SEND_DATA
14	1_COM_SEND_DATA
15	1_COM_SEND_DATA
16	1_COM_SEND_DATA
17	1_COM_SEND_DATA
18	1_COM_SEND_DATA
19	1_COM_SEND_DATA
20	1_COM_SEND_DATA
21	1_COM_SEND_DATA
22	1_COM_SEND_DATA
23	1_COM_SEND_DATA
24	1_COM_SEND_DATA
25	1_COM_SEND_DATA
26	1_COM_SEND_DATA
27	1_COM_SEND_DATA
28	1_COM_SEND_DATA
29	1_COM_SEND_DATA
30	1_COM_SEND_DATA
31	1_COM_SEND_DATA

1_COM_SEND_DATA R/W, CON141[31..0], Karbon-CXP
See description of 0_COM_SEND_DATA

11.28 CON142

Bit	Name
0	1_COM_RCV_FIFO_CLR
1	Reserved
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	1_COM_RCV_FIFO_CNT
17	1_COM_RCV_FIFO_CNT
18	1_COM_RCV_FIFO_CNT
19	1_COM_RCV_FIFO_CNT
20	1_COM_RCV_FIFO_CNT
21	1_COM_RCV_FIFO_CNT
22	1_COM_RCV_FIFO_CNT
23	1_COM_RCV_FIFO_CNT
24	1_COM_RCV_FIFO_CNT
25	1_COM_RCV_FIFO_CNT
26	1_COM_RCV_FIFO_CNT
27	1_COM_RCV_FIFO_CNT
28	1_COM_RCV_FIFO_CNT
29	1_COM_RCV_FIFO_CNT
30	1_COM_RCV_FIFO_CNT
31	1_COM_RCV_FIFO_CNT

**1_COM_RCV_
FIFO_CLR**

WO, CON142[0], Karbon-CXP

See description of 0_COM_RCV_FIFO_CLR

**1_COM_RCV_
FIFO_CNT**

RO, CON142[31..16], Karbon-CXP

See description of 0_COM_RCV_FIFO_CNT

11.29 CON143

Bit	Name
0	1_COM_RCV_DATA
1	1_COM_RCV_DATA
2	1_COM_RCV_DATA
3	1_COM_RCV_DATA
4	1_COM_RCV_DATA
5	1_COM_RCV_DATA
6	1_COM_RCV_DATA
7	1_COM_RCV_DATA
8	1_COM_RCV_DATA
9	1_COM_RCV_DATA
10	1_COM_RCV_DATA
11	1_COM_RCV_DATA
12	1_COM_RCV_DATA
13	1_COM_RCV_DATA
14	1_COM_RCV_DATA
15	1_COM_RCV_DATA
16	1_COM_RCV_DATA
17	1_COM_RCV_DATA
18	1_COM_RCV_DATA
19	1_COM_RCV_DATA
20	1_COM_RCV_DATA
21	1_COM_RCV_DATA
22	1_COM_RCV_DATA
23	1_COM_RCV_DATA
24	1_COM_RCV_DATA
25	1_COM_RCV_DATA
26	1_COM_RCV_DATA
27	1_COM_RCV_DATA
28	1_COM_RCV_DATA
29	1_COM_RCV_DATA
30	1_COM_RCV_DATA
31	1_COM_RCV_DATA

**1_COM_RCV_
DATA**

RO, CON143[31..0], Karbon-CXP

See description of 0_COM_RCV_DATA

11.30 CON147

Bit	Name
0	1_LINK_INT_DEST
1	1_LINK_INT_DEST
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

1_LINK_INT_DEST R/W, CON147[1..0], Karbon-CXP
See description of 0_LINK_INT_DEST

11.31 CON148

Bit	Name
0	1_UNDER_CURRENT
1	1_OVER_CURRENT
2	1_TRIG_ACK_RCVD
3	1_GPIO_ACK_RCVD
4	1_CTL_ACK_RCVD
5	1_GPIO_RCVD
6	1_TRIG_RCVD
7	1_CTL_RSP_FIFO_OVF
8	1_CTL_REQ_FIFO_OVF
9	1_GPIO_NOMATCH
10	1_TRIG_NOMATCH
11	1_IOACK_UNKNOWN_TYPE
12	1_IOACK_NOMATCH
13	1_IOACK_UNEXPECTED_INT
14	1_IOACK_NOMATCH2
15	1_STRM_PKT_DROP
16	1_STRM_NOT_ENOUGH_DAT
17	1_STRM_TOO_MUCH_DAT
18	1_STRM_BAD_CRC
19	1_STRM_OVERFLOW
20	1_STRM_CORNER
21	1_SERDES_LOST_ALIGN
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

1_UNDER_CURRENT	R/W, CON148[0], Karbon-CXP See description of 0_UNDER_CURRENT
1_OVER_CURRENT	R/W, CON148[1], Karbon-CXP See description of 0_OVER_CURRENT
1_TRIG_ACK_RCVD	R/W, CON148[2], Karbon-CXP See description of 0_TRIG_ACK_RCVD
1_GPIO_ACK_RCVD	R/W, CON148[3], Karbon-CXP See description of 0_GPIO_ACK_RCVD
1_CTL_ACK_RCVD	R/W, CON148[4], Karbon-CXP See description of 0_CTL_ACK_RCVD
1_GPIO_RCVD	R/W, CON148[5], Karbon-CXP See description of 0_GPIO_RCVD
1_TRIG_RCVD	R/W, CON148[6], Karbon-CXP See description of 0_TRIG_RCVD
1_CTL_RSP_FIFO_OVF	R/W, CON148[7], Karbon-CXP See description of 0_CTL_RSP_FIFO_OVF
1_CTL_REQ_FIFO_OVF	R/W, CON148[8], Karbon-CXP See description of 0_CTL_REQ_FIFO_OVF
1_GPIO_NOMATCH	R/W, CON148[9], Karbon-CXP See description of 0_GPIO_NOMATCH

1_TRIG_NOMATCH	R/W, CON148[10], Karbon-CXP See description of 0_TRIG_NOMATCH
1_IOACK_UNKNOWN_TYPE	R/W, CON148[11], Karbon-CXP See description of 0_IOACK_UNKNOWN_TYPE
1_IOACK_NOMATCH	R/W, CON148[12], Karbon-CXP See description of 0_IOACK_NOMATCH
1_IOACK_UNEXPECTED_INT	R/W, CON148[13], Karbon-CXP See description of 0_IOACK_UNEXPECTED_INT
1_IOACK_NOMATCH2	R/W, CON148[14], Karbon-CXP See description of 0_IOACK_NOMATCH2
1_STRM_PKT_DROP	R/W, CON148[15], Karbon-CXP See description of 0_STRM_PKT_DROP
1_STRM_NOT_ENOUGH_DAT	R/W, CON148[16], Karbon-CXP See description of 0_STRM_NOT_ENOUGH_DAT
1_STRM_TOO_MUCH_DAT	R/W, CON148[17], Karbon-CXP See description of 0_STRM_TOO_MUCH_DAT
1_STRM_BAD_CRC	R/W, CON148[18], Karbon-CXP See description of 0_STRM_BAD_CRC
1_STRM_OVERFLOW	R/W, CON148[19], Karbon-CXP See description of 0_STRM_OVERFLOW

11.32 CON149

Bit	Name
0	1_UNDER_CURRENT_M
1	1_OVER_CURRENT_M
2	1_TRIG_ACK_RCVD_M
3	1_GPIO_ACK_RCVD_M
4	1_CTL_ACK_RCVD_M
5	1_GPIO_RCVD_M
6	1_TRIG_RCVD_M
7	1_CTL_RSP_FIFO_OVF_M
8	1_CTL_REQ_FIFO_OVF_M
9	1_GPIO_NOMATCH_M
10	1_TRIG_NOMATCH_M
11	1_IOACK_UNKNOWN_TYPE_M
12	1_IOACK_NOMATCH_M
13	1_IOACK_UNEXPECTED_INT_M
14	1_IOACK_NOMATCH2_M
15	1_STRM_PKT_DROP_M
16	1_STRM_NOT_ENOUGH_DAT_M
17	1_STRM_TOO_MUCH_DAT_M
18	1_STRM_BAD_CRC_M
19	1_STRM_OVERFLOW_M
20	1_STRM_CORNER_M
21	1_SERDES_LOST_ALIGN_M
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

1_UNDER_CURRENT_M	R/W, CON149[0], Karbon-CXP See description of 0_UNDER_CURRENT_M
1_OVER_CURRENT_M	R/W, CON149[1], Karbon-CXP See description of 0_OVER_CURRENT_M
1_TRIG_ACK_RCVD_M	R/W, CON149[2], Karbon-CXP See description of 0_TRIG_ACK_RCVD_M
1_GPIO_ACK_RCVD_M	R/W, CON149[3], Karbon-CXP See description of 0_GPIO_ACK_RCVD_M
1_CTL_ACK_RCVD_M	R/W, CON149[4], Karbon-CXP See description of 0_CTL_ACK_RCVD_M
1_GPIO_RCVD_M	R/W, CON149[5], Karbon-CXP See description of 0_GPIO_RCVD_M
1_TRIG_RCVD_M	R/W, CON149[6], Karbon-CXP See description of 0_TRIG_RCVD_M
1_CTL_RSP_FIFO_OVF_M	R/W, CON149[7], Karbon-CXP See description of 0_CTL_RSP_FIFO_OVF_M
1_CTL_REQ_FIFO_OVF_M	R/W, CON149[8], Karbon-CXP See description of 0_CTL_REQ_FIFO_OVF_M
1_GPIO_NOMATCH_M	R/W, CON149[9], Karbon-CXP See description of 0_GPIO_NOMATCH_M

1_TRIG_NOMATCH_M	R/W, CON149[10], Karbon-CXP See description of 0_TRIG_NOMATCH_M
1_IOACK_UNKNOWN_TYPE_M	R/W, CON149[11], Karbon-CXP See description of 0_IOACK_UNKNOWN_TYPE_M
1_IOACK_NOMATCH_M	R/W, CON149[12], Karbon-CXP See description of 0_IOACK_NOMATCH_M
1_IOACK_UNEXPECTED_INT_M	R/W, CON149[13], Karbon-CXP See description of 0_IOACK_UNEXPECTED_INT_M
1_IOACK_NOMATCH2_M	R/W, CON149[14], Karbon-CXP See description of 0_IOACK_NOMATCH2_M
1_STRM_PKT_DROP_M	R/W, CON149[15], Karbon-CXP See description of 0_STRM_PKT_DROP_M
1_STRM_NOT_ENOUGH_DAT_M	R/W, CON149[16], Karbon-CXP See description of 0_STRM_NOT_ENOUGH_DAT_M
1_STRM_TOO_MUCH_DAT_M	R/W, CON149[17], Karbon-CXP See description of 0_STRM_TOO_MUCH_DAT_M
1_STRM_BAD_CRC_M	R/W, CON149[18], Karbon-CXP See description of 0_STRM_BAD_CRC_M
1_STRM_OVERFLOW_M	R/W, CON149[19], Karbon-CXP See description of 0_STRM_OVERFLOW_M

11.33 CON150

Bit	Name
0	1_UNDER_CURRENT_CM
1	1_OVER_CURRENT_CM
2	1_TRIG_ACK_RCVD_CM
3	1_GPIO_ACK_RCVD_CM
4	1_CTL_ACK_RCVD_CM
5	1_GPIO_RCVD_CM
6	1_TRIG_RCVD_CM
7	1_CTL_RSP_FIFO_OVF_CM
8	1_CTL_REQ_FIFO_OVF_CM
9	1_GPIO_NOMATCH_CM
10	1_TRIG_NOMATCH_CM
11	1_IOACK_UNKNOWN_TYPE_CM
12	1_IOACK_NOMATCH_CM
13	1_IOACK_UNEXPECTED_INT_CM
14	1_IOACK_NOMATCH2_CM
15	1_STRM_PKT_DROP_CM
16	1_STRM_NOT_ENOUGH_DAT_CM
17	1_STRM_TOO_CMUCH_DAT_CM
18	1_STRM_BAD_CRC_CM
19	1_STRM_OVERFLOW_CM
20	1_STRM_CORNER_CM
21	1_SERDES_LOST_ALIGN_CM
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

1_UNDER_CURRENT_CM	R/W, CON150[0], Karbon-CXP See description of 0_UNDER_CURRENT_CM
1_OVER_CURRENT_CM	R/W, CON150[1], Karbon-CXP See description of 0_OVER_CURRENT_CM
1_TRIG_ACK_RCVD_CM	R/W, CON150[2], Karbon-CXP See description of 0_TRIG_ACK_RCVD_CM
1_GPIO_ACK_RCVD_CM	R/W, CON150[3], Karbon-CXP See description of 0_GPIO_ACK_RCVD_CM
1_CTL_ACK_RCVD_CM	R/W, CON150[4], Karbon-CXP See description of 0_CTL_ACK_RCVD_CM
1_GPIO_RCVD_CM	R/W, CON150[5], Karbon-CXP See description of 0_GPIO_RCVD_CM
1_TRIG_RCVD_CM	R/W, CON150[6], Karbon-CXP See description of 0_TRIG_RCVD_CM
1_CTL_RSP_FIFO_OVF_CM	R/W, CON150[7], Karbon-CXP See description of 0_CTL_RSP_FIFO_OVF_CM
1_CTL_REQ_FIFO_OVF_CM	R/W, CON150[8], Karbon-CXP See description of 0_CTL_REQ_FIFO_OVF_CM
1_GPIO_NOMATCH_CM	R/W, CON150[9], Karbon-CXP See description of 0_GPIO_NOMATCH_CM

1_TRIG_NOMATCH_CM	R/W, CON150[10], Karbon-CXP See description of 0_TRIG_NOMATCH_CM
1_IOACK_UNKNOWN_TYPE_CM	R/W, CON150[11], Karbon-CXP See description of 0_IOACK_UNKNOWN_TYPE_CM
1_IOACK_NOMATCH_CM	R/W, CON150[12], Karbon-CXP See description of 0_IOACK_NOMATCH_CM
1_IOACK_UNEXPECTED_INT_CM	R/W, CON150[13], Karbon-CXP See description of 0_IOACK_UNEXPECTED_INT_CM
1_IOACK_NOMATCH2_CM	R/W, CON150[14], Karbon-CXP See description of 0_IOACK_NOMATCH2_CM
1_STRM_PKT_DROP_CM	R/W, CON150[15], Karbon-CXP See description of 0_STRM_PKT_DROP_CM
1_STRM_NOT_ENOUGH_DAT_CM	R/W, CON150[16], Karbon-CXP See description of 0_STRM_NOT_ENOUGH_DAT_CM
1_STRM_TOO_CMUCH_DAT_CM	R/W, CON150[17], Karbon-CXP See description of 0_STRM_TOO_CMUCH_DAT_CM
1_STRM_BAD_CRC_CM	R/W, CON150[18], Karbon-CXP See description of 0_STRM_BAD_CRC_CM
1_STRM_OVERFLOW_CM	R/W, CON150[19], Karbon-CXP See description of 0_STRM_OVERFLOW_CM

11.34 CON152

Bit	Name
0	1_PKT_RCVD_CNT
1	1_PKT_RCVD_CNT
2	1_PKT_RCVD_CNT
3	1_PKT_RCVD_CNT
4	1_PKT_RCVD_CNT
5	1_PKT_RCVD_CNT
6	1_PKT_RCVD_CNT
7	1_PKT_RCVD_CNT
8	1_PKT_RCVD_CNT
9	1_PKT_RCVD_CNT
10	1_PKT_RCVD_CNT
11	1_PKT_RCVD_CNT
12	1_PKT_RCVD_CNT
13	1_PKT_RCVD_CNT
14	1_PKT_RCVD_CNT
15	1_PKT_RCVD_CNT
16	1_PKT_GNT_CNT
17	1_PKT_GNT_CNT
18	1_PKT_GNT_CNT
19	1_PKT_GNT_CNT
20	1_PKT_GNT_CNT
21	1_PKT_GNT_CNT
22	1_PKT_GNT_CNT
23	1_PKT_GNT_CNT
24	1_PKT_GNT_CNT
25	1_PKT_GNT_CNT
26	1_PKT_GNT_CNT
27	1_PKT_GNT_CNT
28	1_PKT_GNT_CNT
29	1_PKT_GNT_CNT
30	1_PKT_GNT_CNT
31	1_PKT_GNT_CNT

1_PKT_RCVD_CNT R/W, CON152[15..0], Karbon-CXP
See description of 0_PKT_RCVD_CNT

1_PKT_GNT_CNT R/W, CON152[31..16], Karbon-CXP
See description of 0_PKT_GNT_CNT

11.35 CON153

Bit	Name
0	1_PKT_DROP_CNT
1	1_PKT_DROP_CNT
2	1_PKT_DROP_CNT
3	1_PKT_DROP_CNT
4	1_PKT_DROP_CNT
5	1_PKT_DROP_CNT
6	1_PKT_DROP_CNT
7	1_PKT_DROP_CNT
8	1_PKT_DROP_CNT
9	1_PKT_DROP_CNT
10	1_PKT_DROP_CNT
11	1_PKT_DROP_CNT
12	1_PKT_DROP_CNT
13	1_PKT_DROP_CNT
14	1_PKT_DROP_CNT
15	1_PKT_DROP_CNT
16	1_CRC_ERR_CNT
17	1_CRC_ERR_CNT
18	1_CRC_ERR_CNT
19	1_CRC_ERR_CNT
20	1_CRC_ERR_CNT
21	1_CRC_ERR_CNT
22	1_CRC_ERR_CNT
23	1_CRC_ERR_CNT
24	1_CRC_ERR_CNT
25	1_CRC_ERR_CNT
26	1_CRC_ERR_CNT
27	1_CRC_ERR_CNT
28	1_CRC_ERR_CNT
29	1_CRC_ERR_CNT
30	1_CRC_ERR_CNT
31	1_CRC_ERR_CNT

1_PKT_DROP_CNT	R/W, CON153[15..0], Karbon-CXP See description of 0_PKT_DROP_CNT
1_CRC_ERR_CNT	R/W, CON153[31..16], Karbon-CXP See description of 0_CRC_ERR_CNT

11.36 CON154

Bit	Name
0	1_CXP_TRIG_STATE
1	Reserved
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	1_CXP_TRIG_ACK_CNT
25	1_CXP_TRIG_ACK_CNT
26	1_CXP_TRIG_ACK_CNT
27	1_CXP_TRIG_ACK_CNT
28	1_CXP_TRIG_ACK_CNT
29	1_CXP_TRIG_ACK_CNT
30	1_CXP_TRIG_ACK_CNT
31	1_CXP_TRIG_ACK_CNT

**1_CXP_TRIG_
STATE**

RO, CON154[0], Karbon-CXP

See description of 0_CXP_TRIG_STATE

**1_CXP_TRIG_
ACK_CNT**

RO, CON154[31..24], Karbon-CXP

See description of 0_CXP_TRIG_ACK_CNT

11.37 CON155

Bit	Name
0	1_CXP_GPIO_STATE
1	Reserved
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	1_CXP_GPIO_ACK_CNT
25	1_CXP_GPIO_ACK_CNT
26	1_CXP_GPIO_ACK_CNT
27	1_CXP_GPIO_ACK_CNT
28	1_CXP_GPIO_ACK_CNT
29	1_CXP_GPIO_ACK_CNT
30	1_CXP_GPIO_ACK_CNT
31	1_CXP_GPIO_ACK_CNT

**1_CXP_GPIO_
STATE**

RO, CON155[0], Karbon-CXP

See description of 0_CXP_GPIO_STATE

**1_CXP_GPIO_
ACK_CNT**

RO, CON155[31..24], Karbon-CXP

See description of 0_CXP_GPIO_ACK_CNT

11.38 CON158

Bit	Name
0	1_LINK_SPEED
1	1_LINK_SPEED
2	1_LINK_SPEED
3	1_LINK_SPEED
4	1_LINK_SPEED
5	1_LINK_SPEED
6	1_LINK_SPEED
7	1_LINK_SPEED
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

1_LINK_SPEED RO, CON158[7..0], Karbon-CXP

See description of 0_LINK_SPEED

11.39 CON159

Bit	Name
0	1_SERDES_STATE
1	1_SERDES_STATE
2	1_SERDES_STATE
3	1_SERDES_STATE
4	1_SERDES_STATE
5	1_SERDES_STATE
6	1_SERDES_STATE
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	1_SERDES_ALIGNED
31	1_SERDERS_SIGNALDETECT

**1_SERDES_
STATE**

RO, CON159[6..0], Karbon-CXP

See description of 0_SERDES_STATE

**1_SERDES_
ALIGNED**

RO, CON159[30], Karbon-CXP

See description of 0_SERDES_ALIGNED

**1_SERDERS_
SIGNALDETECT**

RO, CON159[31], Karbon-CXP

See description of 0_SERDERS_SIGNALDETECT

11.40 CON160

Bit	Name
0	1_RAW_DATA_MODE
1	1_REMOVE_IDLES
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

**1_RAW_DATA_
MODE**

R/W, CON160[0], Karbon-CXP

See description of 0_RAW_DATA_MODE

**1_REMOVE_
IDLES**

R/W, CON160[1], Karbon-CXP

See description of 0_REMOVE_IDLES

11.41 CON163

Bit	Name
0	1_SERDES_ERROR_CODE
1	1_SERDES_ERROR_CODE
2	1_SERDES_ERROR_CODE
3	1_SERDES_ERROR_CODE
4	1_SERDES_ERROR_CODE
5	1_SERDES_ERROR_CODE
6	1_SERDES_ERROR_CODE
7	1_SERDES_ERROR_CODE
8	1_SERDES_ERROR_CODE
9	1_SERDES_ERROR_CODE
10	1_SERDES_ERROR_CODE
11	1_SERDES_ERROR_CODE
12	1_SERDES_ERROR_CODE
13	1_SERDES_ERROR_CODE
14	1_SERDES_ERROR_CODE
15	1_SERDES_ERROR_CODE
16	1_SERDES_ERROR_CODE
17	1_SERDES_ERROR_CODE
18	1_SERDES_ERROR_CODE
19	1_SERDES_ERROR_CODE
20	1_SERDES_ERROR_CODE
21	1_SERDES_ERROR_CODE
22	1_SERDES_ERROR_CODE
23	1_SERDES_ERROR_CODE
24	1_SERDES_ERROR_CODE
25	1_SERDES_ERROR_CODE
26	1_SERDES_ERROR_CODE
27	1_SERDES_ERROR_CODE
28	1_SERDES_ERROR_CODE
29	1_SERDES_ERROR_CODE
30	1_SERDES_ERROR_CODE
31	Reserved

**1_SERDES_
ERROR_CODE**

RO, CON163[30..0], Karbon-CXP

See description of 0_SERDES_ERROR_CODE

11.42 CON168

Bit	Name
0	2_POCPX_EN_POWER
1	2_POCPX_EN_24V_REG
2	2_POCPX_EN_CAM_SENSE
3	2_POCPX_CAM_IS_POCPX
4	2_POCPX_SHORT_DETECTED
5	2_POCPX_OPEN_DETECTED
6	2_POCPX_OVER_DETECTED
7	2_POCPX_OVER_LATCH
8	2_POCPX_UNDER_DETECTED
9	2_POCPX_UNDER_LATCH
10	2_POCPX_24V_OK
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	2_POCPX_CURRENT_LATCH
17	2_POCPX_CURRENT_LATCH
18	2_POCPX_CURRENT_LATCH
19	2_POCPX_CURRENT_LATCH
20	2_POCPX_CURRENT_LATCH
21	2_POCPX_CURRENT_LATCH
22	2_POCPX_CURRENT_LATCH
23	2_POCPX_CURRENT_LATCH
24	2_POCPX_CURRENT
25	2_POCPX_CURRENT
26	2_POCPX_CURRENT
27	2_POCPX_CURRENT
28	2_POCPX_CURRENT
29	2_POCPX_CURRENT
30	2_POCPX_CURRENT
31	2_POCPX_CURRENT

2_POCPX_EN_POWER	R/W, CON168[0], Karbon-CXP See description of 0_POCPX_EN_POWER
2_POCPX_EN_24V_REG	R/W, CON168[1], Karbon-CXP See description of 0_POCPX_EN_24V_REG
2_POCPX_EN_CAM_SENSE	R/W, CON168[2], Karbon-CXP See description of 0_POCPX_EN_CAM_SENSE
2_POCPX_CAM_IS_POCPX	RO, CON168[3], Karbon-CXP See description of 0_POCPX_CAM_IS_POCPX
2_POCPX_SHORT_DETECTED	RO, CON168[4], Karbon-CXP See description of 0_POCPX_SHORT_DETECTED
2_POCPX_OPEN_DETECTED	RO, CON168[5], Karbon-CXP See description of 0_POCPX_OPEN_DETECTED
2_POCPX_OVER_DETECTED	RO, CON168[6], Karbon-CXP See description of 0_POCPX_OVER_DETECTED
2_POCPX_OVER_LATCH	RO, CON168[7], Karbon-CXP See description of 0_POCPX_OVER_LATCH
2_POCPX_UNDER_DETECTED	RO, CON168[8], Karbon-CXP See description of 0_POCPX_UNDER_DETECTED
2_POCPX_UNDER_LATCH	RO, CON168[9], Karbon-CXP See description of 0_POCPX_UNDER_LATCH

2_POCPX_24V_OK	RO, CON168[10], Karbon-CXP See description of 0_POCPX_24V_OK
2_POCPX_CURRENT_LATCH	RO, CON168[23..16], Karbon-CXP See description of 0_POCPX_CURRENT_LATCH
2_POCPX_CURRENT	RO, CON168[31..24], Karbon-CXP See description of 0_POCPX_CURRENT

11.43 CON169

Bit	Name
0	2_POCLXP_OVER_TIMER
1	2_POCLXP_OVER_TIMER
2	2_POCLXP_OVER_TIMER
3	2_POCLXP_OVER_TIMER
4	2_POCLXP_OVER_TIMER
5	2_POCLXP_OVER_TIMER
6	2_POCLXP_OVER_TIMER
7	2_POCLXP_OVER_TIMER
8	2_POCLXP_OVER_TIMER
9	2_POCLXP_OVER_TIMER
10	2_POCLXP_OVER_TIMER
11	2_POCLXP_OVER_TIMER
12	2_POCLXP_OVER_TIMER
13	2_POCLXP_OVER_TIMER
14	2_POCLXP_OVER_TIMER
15	2_POCLXP_OVER_TIMER
16	2_POCLXP_OVER_TIMER
17	2_POCLXP_OVER_TIMER
18	2_POCLXP_OVER_TIMER
19	2_POCLXP_OVER_TIMER
20	2_POCLXP_OVER_TIMER
21	2_POCLXP_OVER_TIMER
22	2_POCLXP_OVER_TIMER
23	2_POCLXP_OVER_TIMER
24	2_POCLXP_OVER_TIMER
25	2_POCLXP_OVER_TIMER
26	2_POCLXP_OVER_TIMER
27	2_POCLXP_OVER_TIMER
28	2_POCLXP_OVER_TIMER
29	2_POCLXP_OVER_TIMER
30	2_POCLXP_OVER_TIMER
31	2_POCLXP_OVER_TIMER

**2_POCPX_
OVER_TIMER**

R/W, CON169[31..0], Karbon-CXP

See description of 0_POCPX_OVER_TIMER

11.44 CON170

Bit	Name
0	2_POEXP_UNDER_TIMER
1	2_POEXP_UNDER_TIMER
2	2_POEXP_UNDER_TIMER
3	2_POEXP_UNDER_TIMER
4	2_POEXP_UNDER_TIMER
5	2_POEXP_UNDER_TIMER
6	2_POEXP_UNDER_TIMER
7	2_POEXP_UNDER_TIMER
8	2_POEXP_UNDER_TIMER
9	2_POEXP_UNDER_TIMER
10	2_POEXP_UNDER_TIMER
11	2_POEXP_UNDER_TIMER
12	2_POEXP_UNDER_TIMER
13	2_POEXP_UNDER_TIMER
14	2_POEXP_UNDER_TIMER
15	2_POEXP_UNDER_TIMER
16	2_POEXP_UNDER_TIMER
17	2_POEXP_UNDER_TIMER
18	2_POEXP_UNDER_TIMER
19	2_POEXP_UNDER_TIMER
20	2_POEXP_UNDER_TIMER
21	2_POEXP_UNDER_TIMER
22	2_POEXP_UNDER_TIMER
23	2_POEXP_UNDER_TIMER
24	2_POEXP_UNDER_TIMER
25	2_POEXP_UNDER_TIMER
26	2_POEXP_UNDER_TIMER
27	2_POEXP_UNDER_TIMER
28	2_POEXP_UNDER_TIMER
29	2_POEXP_UNDER_TIMER
30	2_POEXP_UNDER_TIMER
31	2_POEXP_UNDER_TIMER

**2_POCPX_
UNDER_TIMER**

R/W, CON170[31..0], Karbon-CXP

See description of 0_POCPX_UNDER_TIMER

11.45 CON171

Bit	Name
0	2_COM_RCV_FIFO_SIZE
1	2_COM_RCV_FIFO_SIZE
2	2_COM_RCV_FIFO_SIZE
3	2_COM_RCV_FIFO_SIZE
4	2_COM_RCV_FIFO_SIZE
5	2_COM_RCV_FIFO_SIZE
6	2_COM_RCV_FIFO_SIZE
7	2_COM_RCV_FIFO_SIZE
8	2_COM_RCV_FIFO_SIZE
9	2_COM_RCV_FIFO_SIZE
10	2_COM_RCV_FIFO_SIZE
11	2_COM_RCV_FIFO_SIZE
12	2_COM_RCV_FIFO_SIZE
13	2_COM_RCV_FIFO_SIZE
14	2_COM_RCV_FIFO_SIZE
15	2_COM_RCV_FIFO_SIZE
16	2_COM_SEND_FIFO_SIZE
17	2_COM_SEND_FIFO_SIZE
18	2_COM_SEND_FIFO_SIZE
19	2_COM_SEND_FIFO_SIZE
20	2_COM_SEND_FIFO_SIZE
21	2_COM_SEND_FIFO_SIZE
22	2_COM_SEND_FIFO_SIZE
23	2_COM_SEND_FIFO_SIZE
24	2_COM_SEND_FIFO_SIZE
25	2_COM_SEND_FIFO_SIZE
26	2_COM_SEND_FIFO_SIZE
27	2_COM_SEND_FIFO_SIZE
28	2_COM_SEND_FIFO_SIZE
29	2_COM_SEND_FIFO_SIZE
30	2_COM_SEND_FIFO_SIZE
31	2_COM_SEND_FIFO_SIZE

2_COM_RCV_FIFO_SIZE	RO, CON171[15..0], Karbon-CXP See description of 0_COM_RCV_FIFO_SIZE
2_COM_SEND_FIFO_SIZE	RO, CON171[31..16], Karbon-CXP See description of 0_COM_SEND_FIFO_SIZE

11.46 CON172

Bit	Name
0	2_COM_SEND_FIFO_CLR
1	2_COM_SEND_GO
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	2_COM_SEND_FIFO_CNT
17	2_COM_SEND_FIFO_CNT
18	2_COM_SEND_FIFO_CNT
19	2_COM_SEND_FIFO_CNT
20	2_COM_SEND_FIFO_CNT
21	2_COM_SEND_FIFO_CNT
22	2_COM_SEND_FIFO_CNT
23	2_COM_SEND_FIFO_CNT
24	2_COM_SEND_FIFO_CNT
25	2_COM_SEND_FIFO_CNT
26	2_COM_SEND_FIFO_CNT
27	2_COM_SEND_FIFO_CNT
28	2_COM_SEND_FIFO_CNT
29	2_COM_SEND_FIFO_CNT
30	2_COM_SEND_FIFO_CNT
31	2_COM_SEND_FIFO_CNT

2_COM_SEND_FIF0_CLR WO, CON172[0], Karbon-CXP
See description of 0_COM_SEND_FIF0_CLR

2_COM_SEND_GO WO, CON172[1], Karbon-CXP
See description of 0_COM_SEND_GO

2_COM_SEND_FIF0_CNT RO, CON172[31..16], Karbon-CXP
See description of 0_COM_SEND_FIF0_CNT

11.47 CON173

Bit	Name
0	2_COM_SEND_DATA
1	2_COM_SEND_DATA
2	2_COM_SEND_DATA
3	2_COM_SEND_DATA
4	2_COM_SEND_DATA
5	2_COM_SEND_DATA
6	2_COM_SEND_DATA
7	2_COM_SEND_DATA
8	2_COM_SEND_DATA
9	2_COM_SEND_DATA
10	2_COM_SEND_DATA
11	2_COM_SEND_DATA
12	2_COM_SEND_DATA
13	2_COM_SEND_DATA
14	2_COM_SEND_DATA
15	2_COM_SEND_DATA
16	2_COM_SEND_DATA
17	2_COM_SEND_DATA
18	2_COM_SEND_DATA
19	2_COM_SEND_DATA
20	2_COM_SEND_DATA
21	2_COM_SEND_DATA
22	2_COM_SEND_DATA
23	2_COM_SEND_DATA
24	2_COM_SEND_DATA
25	2_COM_SEND_DATA
26	2_COM_SEND_DATA
27	2_COM_SEND_DATA
28	2_COM_SEND_DATA
29	2_COM_SEND_DATA
30	2_COM_SEND_DATA
31	2_COM_SEND_DATA

2_COM_SEND_DATA R/W, CON173[31..0], Karbon-CXP
See description of 0_COM_SEND_DATA

11.48 CON174

Bit	Name
0	2_COM_RCV_FIFO_CLR
1	Reserved
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	2_COM_RCV_FIFO_CNT
17	2_COM_RCV_FIFO_CNT
18	2_COM_RCV_FIFO_CNT
19	2_COM_RCV_FIFO_CNT
20	2_COM_RCV_FIFO_CNT
21	2_COM_RCV_FIFO_CNT
22	2_COM_RCV_FIFO_CNT
23	2_COM_RCV_FIFO_CNT
24	2_COM_RCV_FIFO_CNT
25	2_COM_RCV_FIFO_CNT
26	2_COM_RCV_FIFO_CNT
27	2_COM_RCV_FIFO_CNT
28	2_COM_RCV_FIFO_CNT
29	2_COM_RCV_FIFO_CNT
30	2_COM_RCV_FIFO_CNT
31	2_COM_RCV_FIFO_CNT

**2_COM_RCV_
FIFO_CLR**

WO, CON174[0], Karbon-CXP

See description of 0_COM_RCV_FIFO_CLR

**2_COM_RCV_
FIFO_CNT**

RO, CON174[31..16], Karbon-CXP

See description of 0_COM_RCV_FIFO_CNT

11.49 CON175

Bit	Name
0	2_COM_RCV_DATA
1	2_COM_RCV_DATA
2	2_COM_RCV_DATA
3	2_COM_RCV_DATA
4	2_COM_RCV_DATA
5	2_COM_RCV_DATA
6	2_COM_RCV_DATA
7	2_COM_RCV_DATA
8	2_COM_RCV_DATA
9	2_COM_RCV_DATA
10	2_COM_RCV_DATA
11	2_COM_RCV_DATA
12	2_COM_RCV_DATA
13	2_COM_RCV_DATA
14	2_COM_RCV_DATA
15	2_COM_RCV_DATA
16	2_COM_RCV_DATA
17	2_COM_RCV_DATA
18	2_COM_RCV_DATA
19	2_COM_RCV_DATA
20	2_COM_RCV_DATA
21	2_COM_RCV_DATA
22	2_COM_RCV_DATA
23	2_COM_RCV_DATA
24	2_COM_RCV_DATA
25	2_COM_RCV_DATA
26	2_COM_RCV_DATA
27	2_COM_RCV_DATA
28	2_COM_RCV_DATA
29	2_COM_RCV_DATA
30	2_COM_RCV_DATA
31	2_COM_RCV_DATA

2_COM_RCV_DATA RO, CON175[31..0], Karbon-CXP
See description of 0_COM_RCV_DATA

11.50 CON179

Bit	Name
0	2_LINK_INT_DEST
1	2_LINK_INT_DEST
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

2_LINK_INT_DEST R/W, CON179[1..0], Karbon-CXP
See description of 0_LINK_INT_DEST

11.51 CON180

Bit	Name
0	2_UNDER_CURRENT
1	2_OVER_CURRENT
2	2_TRIG_ACK_RCVD
3	2_GPIO_ACK_RCVD
4	2_CTL_ACK_RCVD
5	2_GPIO_RCVD
6	2_TRIG_RCVD
7	2_CTL_RSP_FIFO_OVF
8	2_CTL_REQ_FIFO_OVF
9	2_GPIO_NOMATCH
10	2_TRIG_NOMATCH
11	2_IOACK_UNKNOWN_TYPE
12	2_IOACK_NOMATCH
13	2_IOACK_UNEXPECTED_INT
14	2_IOACK_NOMATCH2
15	2_STRM_PKT_DROP
16	2_STRM_NOT_ENOUGH_DAT
17	2_STRM_TOO_MUCH_DAT
18	2_STRM_BAD_CRC
19	2_STRM_OVERFLOW
20	2_STRM_CORNER
21	2_SERDES_LOST_ALIGN
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

2_UNDER_CURRENT	R/W, CON180[0], Karbon-CXP See description of 0_UNDER_CURRENT
2_OVER_CURRENT	R/W, CON180[1], Karbon-CXP See description of 0_OVER_CURRENT
2_TRIG_ACK_RCVD	R/W, CON180[2], Karbon-CXP See description of 0_TRIG_ACK_RCVD
2_GPIO_ACK_RCVD	R/W, CON180[3], Karbon-CXP See description of 0_GPIO_ACK_RCVD
2_CTL_ACK_RCVD	R/W, CON180[4], Karbon-CXP See description of 0_CTL_ACK_RCVD
2_GPIO_RCVD	R/W, CON180[5], Karbon-CXP See description of 0_GPIO_RCVD
2_TRIG_RCVD	R/W, CON180[6], Karbon-CXP See description of 0_TRIG_RCVD
2_CTL_RSP_FIFO_OVF	R/W, CON180[7], Karbon-CXP See description of 0_CTL_RSP_FIFO_OVF
2_CTL_REQ_FIFO_OVF	R/W, CON180[8], Karbon-CXP See description of 0_CTL_REQ_FIFO_OVF
2_GPIO_NOMATCH	R/W, CON180[9], Karbon-CXP See description of 0_GPIO_NOMATCH

2_TRIG_NOMATCH	R/W, CON180[10], Karbon-CXP See description of 0_TRIG_NOMATCH
2_IOACK_UNKNOWN_TYPE	R/W, CON180[11], Karbon-CXP See description of 0_IOACK_UNKNOWN_TYPE
2_IOACK_NOMATCH	R/W, CON180[12], Karbon-CXP See description of 0_IOACK_NOMATCH
2_IOACK_UNEXPECTED_INT	R/W, CON180[13], Karbon-CXP See description of 0_IOACK_UNEXPECTED_INT
2_IOACK_NOMATCH2	R/W, CON180[14], Karbon-CXP See description of 0_IOACK_NOMATCH2
2_STRM_PKT_DROP	R/W, CON180[15], Karbon-CXP See description of 0_STRM_PKT_DROP
2_STRM_NOT_ENOUGH_DAT	R/W, CON180[16], Karbon-CXP See description of 0_STRM_NOT_ENOUGH_DAT
2_STRM_TOO_MUCH_DAT	R/W, CON180[17], Karbon-CXP See description of 0_STRM_TOO_MUCH_DAT
2_STRM_BAD_CRC	R/W, CON180[18], Karbon-CXP See description of 0_STRM_BAD_CRC
2_STRM_OVERFLOW	R/W, CON180[19], Karbon-CXP See description of 0_STRM_OVERFLOW

11.52 CON181

Bit	Name
0	2_UNDER_CURRENT_M
1	2_OVER_CURRENT_M
2	2_TRIG_ACK_RCVD_M
3	2_GPIO_ACK_RCVD_M
4	2_CTL_ACK_RCVD_M
5	2_GPIO_RCVD_M
6	2_TRIG_RCVD_M
7	2_CTL_RSP_FIFO_OVF_M
8	2_CTL_REQ_FIFO_OVF_M
9	2_GPIO_NOMATCH_M
10	2_TRIG_NOMATCH_M
11	2_IOACK_UNKNOWN_TYPE_M
12	2_IOACK_NOMATCH_M
13	2_IOACK_UNEXPECTED_INT_M
14	2_IOACK_NOMATCH2_M
15	2_STRM_PKT_DROP_M
16	2_STRM_NOT_ENOUGH_DAT_M
17	2_STRM_TOO_MUCH_DAT_M
18	2_STRM_BAD_CRC_M
19	2_STRM_OVERFLOW_M
20	2_STRM_CORNER_M
21	2_SERDES_LOST_ALIGN_M
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

2_UNDER_CURRENT_M	R/W, CON181[0], Karbon-CXP See description of 0_UNDER_CURRENT_M
2_OVER_CURRENT_M	R/W, CON181[1], Karbon-CXP See description of 0_OVER_CURRENT_M
2_TRIG_ACK_RCVD_M	R/W, CON181[2], Karbon-CXP See description of 0_TRIG_ACK_RCVD_M
2_GPIO_ACK_RCVD_M	R/W, CON181[3], Karbon-CXP See description of 0_GPIO_ACK_RCVD_M
2_CTL_ACK_RCVD_M	R/W, CON181[4], Karbon-CXP See description of 0_CTL_ACK_RCVD_M
2_GPIO_RCVD_M	R/W, CON181[5], Karbon-CXP See description of 0_GPIO_RCVD_M
2_TRIG_RCVD_M	R/W, CON181[6], Karbon-CXP See description of 0_TRIG_RCVD_M
2_CTL_RSP_FIFO_OVF_M	R/W, CON181[7], Karbon-CXP See description of 0_CTL_RSP_FIFO_OVF_M
2_CTL_REQ_FIFO_OVF_M	R/W, CON181[8], Karbon-CXP See description of 0_CTL_REQ_FIFO_OVF_M
2_GPIO_NOMATCH_M	R/W, CON181[9], Karbon-CXP See description of 0_GPIO_NOMATCH_M

2_TRIG_NOMATCH_M	R/W, CON181[10], Karbon-CXP See description of 0_TRIG_NOMATCH_M
2_IOACK_UNKNOWN_TYPE_M	R/W, CON181[11], Karbon-CXP See description of 0_IOACK_UNKNOWN_TYPE_M
2_IOACK_NOMATCH_M	R/W, CON181[12], Karbon-CXP See description of 0_IOACK_NOMATCH_M
2_IOACK_UNEXPECTED_INT_M	R/W, CON181[13], Karbon-CXP See description of 0_IOACK_UNEXPECTED_INT_M
2_IOACK_NOMATCH2_M	R/W, CON181[14], Karbon-CXP See description of 0_IOACK_NOMATCH2_M
2_STRM_PKT_DROP_M	R/W, CON181[15], Karbon-CXP See description of 0_STRM_PKT_DROP_M
2_STRM_NOT_ENOUGH_DAT_M	R/W, CON181[16], Karbon-CXP See description of 0_STRM_NOT_ENOUGH_DAT_M
2_STRM_TOO_MUCH_DAT_M	R/W, CON181[17], Karbon-CXP See description of 0_STRM_TOO_MUCH_DAT_M
2_STRM_BAD_CRC_M	R/W, CON181[18], Karbon-CXP See description of 0_STRM_BAD_CRC_M
2_STRM_OVERFLOW_M	R/W, CON181[19], Karbon-CXP See description of 0_STRM_OVERFLOW_M

11.53 CON182

Bit	Name
0	2_UNDER_CURRENT_CM
1	2_OVER_CURRENT_CM
2	2_TRIG_ACK_RCVD_CM
3	2_GPIO_ACK_RCVD_CM
4	2_CTL_ACK_RCVD_CM
5	2_GPIO_RCVD_CM
6	2_TRIG_RCVD_CM
7	2_CTL_RSP_FIFO_OVF_CM
8	2_CTL_REQ_FIFO_OVF_CM
9	2_GPIO_NOMATCH_CM
10	2_TRIG_NOMATCH_CM
11	2_IOACK_UNKNOWN_TYPE_CM
12	2_IOACK_NOMATCH_CM
13	2_IOACK_UNEXPECTED_INT_CM
14	2_IOACK_NOMATCH2_CM
15	2_STRM_PKT_DROP_CM
16	2_STRM_NOT_ENOUGH_DAT_CM
17	2_STRM_TOO_CMUCH_DAT_CM
18	2_STRM_BAD_CRC_CM
19	2_STRM_OVERFLOW_CM
20	2_STRM_CORNER_CM
21	2_SERDES_LOST_ALIGN_CM
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

2_UNDER_CURRENT_CM	R/W, CON182[0], Karbon-CXP See description of 0_UNDER_CURRENT_CM
2_OVER_CURRENT_CM	R/W, CON182[1], Karbon-CXP See description of 0_OVER_CURRENT_CM
2_TRIG_ACK_RCVD_CM	R/W, CON182[2], Karbon-CXP See description of 0_TRIG_ACK_RCVD_CM
2_GPIO_ACK_RCVD_CM	R/W, CON182[3], Karbon-CXP See description of 0_GPIO_ACK_RCVD_CM
2_CTL_ACK_RCVD_CM	R/W, CON182[4], Karbon-CXP See description of 0_CTL_ACK_RCVD_CM
2_GPIO_RCVD_CM	R/W, CON182[5], Karbon-CXP See description of 0_GPIO_RCVD_CM
2_TRIG_RCVD_CM	R/W, CON182[6], Karbon-CXP See description of 0_TRIG_RCVD_CM
2_CTL_RSP_FIFO_OVF_CM	R/W, CON182[7], Karbon-CXP See description of 0_CTL_RSP_FIFO_OVF_CM
2_CTL_REQ_FIFO_OVF_CM	R/W, CON182[8], Karbon-CXP See description of 0_CTL_REQ_FIFO_OVF_CM
2_GPIO_NOMATCH_CM	R/W, CON182[9], Karbon-CXP See description of 0_GPIO_NOMATCH_CM

2_TRIG_NOMATCH_CM	R/W, CON182[10], Karbon-CXP See description of 0_TRIG_NOMATCH_CM
2_IOACK_UNKNOWN_TYPE_CM	R/W, CON182[11], Karbon-CXP See description of 0_IOACK_UNKNOWN_TYPE_CM
2_IOACK_NOMATCH_CM	R/W, CON182[12], Karbon-CXP See description of 0_IOACK_NOMATCH_CM
2_IOACK_UNEXPECTED_INT_CM	R/W, CON182[13], Karbon-CXP See description of 0_IOACK_UNEXPECTED_INT_CM
2_IOACK_NOMATCH2_CM	R/W, CON182[14], Karbon-CXP See description of 0_IOACK_NOMATCH2_CM
2_STRM_PKT_DROP_CM	R/W, CON182[15], Karbon-CXP See description of 0_STRM_PKT_DROP_CM
2_STRM_NOT_ENOUGH_DAT_CM	R/W, CON182[16], Karbon-CXP See description of 0_STRM_NOT_ENOUGH_DAT_CM
2_STRM_TOO_CMUCH_DAT_CM	R/W, CON182[17], Karbon-CXP See description of 0_STRM_TOO_CMUCH_DAT_CM
2_STRM_BAD_CRC_CM	R/W, CON182[18], Karbon-CXP See description of 0_STRM_BAD_CRC_CM
2_STRM_OVERFLOW_CM	R/W, CON182[19], Karbon-CXP See description of 0_STRM_OVERFLOW_CM

11.54 CON184

Bit	Name
0	2_PKT_RCVD_CNT
1	2_PKT_RCVD_CNT
2	2_PKT_RCVD_CNT
3	2_PKT_RCVD_CNT
4	2_PKT_RCVD_CNT
5	2_PKT_RCVD_CNT
6	2_PKT_RCVD_CNT
7	2_PKT_RCVD_CNT
8	2_PKT_RCVD_CNT
9	2_PKT_RCVD_CNT
10	2_PKT_RCVD_CNT
11	2_PKT_RCVD_CNT
12	2_PKT_RCVD_CNT
13	2_PKT_RCVD_CNT
14	2_PKT_RCVD_CNT
15	2_PKT_RCVD_CNT
16	2_PKT_GNT_CNT
17	2_PKT_GNT_CNT
18	2_PKT_GNT_CNT
19	2_PKT_GNT_CNT
20	2_PKT_GNT_CNT
21	2_PKT_GNT_CNT
22	2_PKT_GNT_CNT
23	2_PKT_GNT_CNT
24	2_PKT_GNT_CNT
25	2_PKT_GNT_CNT
26	2_PKT_GNT_CNT
27	2_PKT_GNT_CNT
28	2_PKT_GNT_CNT
29	2_PKT_GNT_CNT
30	2_PKT_GNT_CNT
31	2_PKT_GNT_CNT

2_PKT_RCVD_CNT R/W, CON184[15..0], Karbon-CXP
See description of 0_PKT_RCVD_CNT

2_PKT_GNT_CNT R/W, CON184[31..16], Karbon-CXP
See description of 0_PKT_GNT_CNT

11.55 CON185

Bit	Name
0	2_PKT_DROP_CNT
1	2_PKT_DROP_CNT
2	2_PKT_DROP_CNT
3	2_PKT_DROP_CNT
4	2_PKT_DROP_CNT
5	2_PKT_DROP_CNT
6	2_PKT_DROP_CNT
7	2_PKT_DROP_CNT
8	2_PKT_DROP_CNT
9	2_PKT_DROP_CNT
10	2_PKT_DROP_CNT
11	2_PKT_DROP_CNT
12	2_PKT_DROP_CNT
13	2_PKT_DROP_CNT
14	2_PKT_DROP_CNT
15	2_PKT_DROP_CNT
16	2_CRC_ERR_CNT
17	2_CRC_ERR_CNT
18	2_CRC_ERR_CNT
19	2_CRC_ERR_CNT
20	2_CRC_ERR_CNT
21	2_CRC_ERR_CNT
22	2_CRC_ERR_CNT
23	2_CRC_ERR_CNT
24	2_CRC_ERR_CNT
25	2_CRC_ERR_CNT
26	2_CRC_ERR_CNT
27	2_CRC_ERR_CNT
28	2_CRC_ERR_CNT
29	2_CRC_ERR_CNT
30	2_CRC_ERR_CNT
31	2_CRC_ERR_CNT

2_PKT_DROP_CNT	R/W, CON185[15..0], Karbon-CXP See description of 0_PKT_DROP_CNT
2_CRC_ERR_CNT	R/W, CON185[31..16], Karbon-CXP See description of 0_CRC_ERR_CNT

11.56 CON186

Bit	Name
0	2_CXP_TRIG_STATE
1	Reserved
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	2_CXP_TRIG_ACK_CNT
25	2_CXP_TRIG_ACK_CNT
26	2_CXP_TRIG_ACK_CNT
27	2_CXP_TRIG_ACK_CNT
28	2_CXP_TRIG_ACK_CNT
29	2_CXP_TRIG_ACK_CNT
30	2_CXP_TRIG_ACK_CNT
31	2_CXP_TRIG_ACK_CNT

**2_CXP_TRIG_
STATE**

RO, CON186[0], Karbon-CXP

See description of 0_CXP_TRIG_STATE

**2_CXP_TRIG_
ACK_CNT**

RO, CON186[31..24], Karbon-CXP

See description of 0_CXP_TRIG_ACK_CNT

11.57 CON187

Bit	Name
0	2_CXP_GPIO_STATE
1	Reserved
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	2_CXP_GPIO_ACK_CNT
25	2_CXP_GPIO_ACK_CNT
26	2_CXP_GPIO_ACK_CNT
27	2_CXP_GPIO_ACK_CNT
28	2_CXP_GPIO_ACK_CNT
29	2_CXP_GPIO_ACK_CNT
30	2_CXP_GPIO_ACK_CNT
31	2_CXP_GPIO_ACK_CNT

**2_CXP_GPIO_
STATE**

RO, CON187[0], Karbon-CXP

See description of 0_CXP_GPIO_STATE

**2_CXP_GPIO_
ACK_CNT**

RO, CON187[31..24], Karbon-CXP

See description of 0_CXP_GPIO_ACK_CNT

11.58 CON190

Bit	Name
0	2_LINK_SPEED
1	2_LINK_SPEED
2	2_LINK_SPEED
3	2_LINK_SPEED
4	2_LINK_SPEED
5	2_LINK_SPEED
6	2_LINK_SPEED
7	2_LINK_SPEED
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

2_LINK_SPEED RO, CON190[7..0], Karbon-CXP

See description of 0_LINK_SPEED

11.59 CON191

Bit	Name
0	2_SERDES_STATE
1	2_SERDES_STATE
2	2_SERDES_STATE
3	2_SERDES_STATE
4	2_SERDES_STATE
5	2_SERDES_STATE
6	2_SERDES_STATE
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	2_SERDES_ALIGNED
31	2_SERDERS_SIGNALDETECT

**2_SERDES_
STATE**

RO, CON191[6..0], Karbon-CXP

See description of 0_SERDES_STATE

**2_SERDES_
ALIGNED**

RO, CON191[30], Karbon-CXP

See description of 0_SERDES_ALIGNED

**2_SERDERS_
SIGNALDETECT**

RO, CON191[31], Karbon-CXP

See description of 0_SERDERS_SIGNALDETECT

11.60 CON192

Bit	Name
0	2_RAW_DATA_MODE
1	2_REMOVE_IDLES
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

2_RAW_DATA_MODE

R/W, CON192[0], Karbon-CXP

See description of 0_RAW_DATA_MODE

2_REMOVE_IDLE

R/W, CON192[1], Karbon-CXP

See description of 0_REMOVE_IDLE

11.61 CON195

Bit	Name
0	2_SERDES_ERROR_CODE
1	2_SERDES_ERROR_CODE
2	2_SERDES_ERROR_CODE
3	2_SERDES_ERROR_CODE
4	2_SERDES_ERROR_CODE
5	2_SERDES_ERROR_CODE
6	2_SERDES_ERROR_CODE
7	2_SERDES_ERROR_CODE
8	2_SERDES_ERROR_CODE
9	2_SERDES_ERROR_CODE
10	2_SERDES_ERROR_CODE
11	2_SERDES_ERROR_CODE
12	2_SERDES_ERROR_CODE
13	2_SERDES_ERROR_CODE
14	2_SERDES_ERROR_CODE
15	2_SERDES_ERROR_CODE
16	2_SERDES_ERROR_CODE
17	2_SERDES_ERROR_CODE
18	2_SERDES_ERROR_CODE
19	2_SERDES_ERROR_CODE
20	2_SERDES_ERROR_CODE
21	2_SERDES_ERROR_CODE
22	2_SERDES_ERROR_CODE
23	2_SERDES_ERROR_CODE
24	2_SERDES_ERROR_CODE
25	2_SERDES_ERROR_CODE
26	2_SERDES_ERROR_CODE
27	2_SERDES_ERROR_CODE
28	2_SERDES_ERROR_CODE
29	2_SERDES_ERROR_CODE
30	2_SERDES_ERROR_CODE
31	Reserved

**2_SERDES_
ERROR_CODE**

RO, CON195[30..0], Karbon-CXP

See description of 0_SERDES_ERROR_CODE

11.62 CON200

Bit	Name
0	3_POCPX_EN_POWER
1	3_POCPX_EN_24V_REG
2	3_POCPX_EN_CAM_SENSE
3	3_POCPX_CAM_IS_POCPX
4	3_POCPX_SHORT_DETECTED
5	3_POCPX_OPEN_DETECTED
6	3_POCPX_OVER_DETECTED
7	3_POCPX_OVER_LATCH
8	3_POCPX_UNDER_DETECTED
9	3_POCPX_UNDER_LATCH
10	3_POCPX_24V_OK
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	3_POCPX_CURRENT_LATCH
17	3_POCPX_CURRENT_LATCH
18	3_POCPX_CURRENT_LATCH
19	3_POCPX_CURRENT_LATCH
20	3_POCPX_CURRENT_LATCH
21	3_POCPX_CURRENT_LATCH
22	3_POCPX_CURRENT_LATCH
23	3_POCPX_CURRENT_LATCH
24	3_POCPX_CURRENT
25	3_POCPX_CURRENT
26	3_POCPX_CURRENT
27	3_POCPX_CURRENT
28	3_POCPX_CURRENT
29	3_POCPX_CURRENT
30	3_POCPX_CURRENT
31	3_POCPX_CURRENT

3_POCPX_EN_POWER	R/W, CON200[0], Karbon-CXP See description of 0_POCPX_EN_POWER
3_POCPX_EN_24V_REG	R/W, CON200[1], Karbon-CXP See description of 0_POCPX_EN_24V_REG
3_POCPX_EN_CAM_SENSE	R/W, CON200[2], Karbon-CXP See description of 0_POCPX_EN_CAM_SENSE
3_POCPX_CAM_IS_POCPX	RO, CON200[3], Karbon-CXP See description of 0_POCPX_CAM_IS_POCPX
3_POCPX_SHORT_DETECTED	RO, CON200[4], Karbon-CXP See description of 0_POCPX_SHORT_DETECTED
3_POCPX_OPEN_DETECTED	RO, CON200[5], Karbon-CXP See description of 0_POCPX_OPEN_DETECTED
3_POCPX_OVER_DETECTED	RO, CON200[6], Karbon-CXP See description of 0_POCPX_OVER_DETECTED
3_POCPX_OVER_LATCH	RO, CON200[7], Karbon-CXP See description of 0_POCPX_OVER_LATCH
3_POCPX_UNDER_DETECTED	RO, CON200[8], Karbon-CXP See description of 0_POCPX_UNDER_DETECTED
3_POCPX_UNDER_LATCH	RO, CON200[9], Karbon-CXP See description of 0_POCPX_UNDER_LATCH

3_POCPX_24V_OK	RO, CON200[10], Karbon-CXP See description of 0_POCPX_24V_OK
3_POCPX_CURRENT_LATCH	RO, CON200[23..16], Karbon-CXP See description of 0_POCPX_CURRENT_LATCH
3_POCPX_CURRENT	RO, CON200[31..24], Karbon-CXP See description of 0_POCPX_CURRENT

11.63 CON201

Bit	Name
0	3_POEXP_OVER_TIMER
1	3_POEXP_OVER_TIMER
2	3_POEXP_OVER_TIMER
3	3_POEXP_OVER_TIMER
4	3_POEXP_OVER_TIMER
5	3_POEXP_OVER_TIMER
6	3_POEXP_OVER_TIMER
7	3_POEXP_OVER_TIMER
8	3_POEXP_OVER_TIMER
9	3_POEXP_OVER_TIMER
10	3_POEXP_OVER_TIMER
11	3_POEXP_OVER_TIMER
12	3_POEXP_OVER_TIMER
13	3_POEXP_OVER_TIMER
14	3_POEXP_OVER_TIMER
15	3_POEXP_OVER_TIMER
16	3_POEXP_OVER_TIMER
17	3_POEXP_OVER_TIMER
18	3_POEXP_OVER_TIMER
19	3_POEXP_OVER_TIMER
20	3_POEXP_OVER_TIMER
21	3_POEXP_OVER_TIMER
22	3_POEXP_OVER_TIMER
23	3_POEXP_OVER_TIMER
24	3_POEXP_OVER_TIMER
25	3_POEXP_OVER_TIMER
26	3_POEXP_OVER_TIMER
27	3_POEXP_OVER_TIMER
28	3_POEXP_OVER_TIMER
29	3_POEXP_OVER_TIMER
30	3_POEXP_OVER_TIMER
31	3_POEXP_OVER_TIMER

**3_POCPX_
OVER_TIMER**

R/W, CON201[31..0], Karbon-CXP

See description of 0_POCPX_OVER_TIMER

11.64 CON202

Bit	Name
0	3_POEXP_UNDER_TIMER
1	3_POEXP_UNDER_TIMER
2	3_POEXP_UNDER_TIMER
3	3_POEXP_UNDER_TIMER
4	3_POEXP_UNDER_TIMER
5	3_POEXP_UNDER_TIMER
6	3_POEXP_UNDER_TIMER
7	3_POEXP_UNDER_TIMER
8	3_POEXP_UNDER_TIMER
9	3_POEXP_UNDER_TIMER
10	3_POEXP_UNDER_TIMER
11	3_POEXP_UNDER_TIMER
12	3_POEXP_UNDER_TIMER
13	3_POEXP_UNDER_TIMER
14	3_POEXP_UNDER_TIMER
15	3_POEXP_UNDER_TIMER
16	3_POEXP_UNDER_TIMER
17	3_POEXP_UNDER_TIMER
18	3_POEXP_UNDER_TIMER
19	3_POEXP_UNDER_TIMER
20	3_POEXP_UNDER_TIMER
21	3_POEXP_UNDER_TIMER
22	3_POEXP_UNDER_TIMER
23	3_POEXP_UNDER_TIMER
24	3_POEXP_UNDER_TIMER
25	3_POEXP_UNDER_TIMER
26	3_POEXP_UNDER_TIMER
27	3_POEXP_UNDER_TIMER
28	3_POEXP_UNDER_TIMER
29	3_POEXP_UNDER_TIMER
30	3_POEXP_UNDER_TIMER
31	3_POEXP_UNDER_TIMER

**3_POCPX_
UNDER_TIMER**

R/W, CON202[31..0], Karbon-CXP

See description of 0_POCPX_UNDER_TIMER

11.65 CON203

Bit	Name
0	3_COM_RCV_FIFO_SIZE
1	3_COM_RCV_FIFO_SIZE
2	3_COM_RCV_FIFO_SIZE
3	3_COM_RCV_FIFO_SIZE
4	3_COM_RCV_FIFO_SIZE
5	3_COM_RCV_FIFO_SIZE
6	3_COM_RCV_FIFO_SIZE
7	3_COM_RCV_FIFO_SIZE
8	3_COM_RCV_FIFO_SIZE
9	3_COM_RCV_FIFO_SIZE
10	3_COM_RCV_FIFO_SIZE
11	3_COM_RCV_FIFO_SIZE
12	3_COM_RCV_FIFO_SIZE
13	3_COM_RCV_FIFO_SIZE
14	3_COM_RCV_FIFO_SIZE
15	3_COM_RCV_FIFO_SIZE
16	3_COM_SEND_FIFO_SIZE
17	3_COM_SEND_FIFO_SIZE
18	3_COM_SEND_FIFO_SIZE
19	3_COM_SEND_FIFO_SIZE
20	3_COM_SEND_FIFO_SIZE
21	3_COM_SEND_FIFO_SIZE
22	3_COM_SEND_FIFO_SIZE
23	3_COM_SEND_FIFO_SIZE
24	3_COM_SEND_FIFO_SIZE
25	3_COM_SEND_FIFO_SIZE
26	3_COM_SEND_FIFO_SIZE
27	3_COM_SEND_FIFO_SIZE
28	3_COM_SEND_FIFO_SIZE
29	3_COM_SEND_FIFO_SIZE
30	3_COM_SEND_FIFO_SIZE
31	3_COM_SEND_FIFO_SIZE

3_COM_RCV_FIF0_SIZE	RO, CON203[15..0], Karbon-CXP See description of 0_COM_RCV_FIF0_SIZE
3_COM_SEND_FIF0_SIZE	RO, CON203[31..16], Karbon-CXP See description of 0_COM_SEND_FIF0_SIZE

11.66 CON204

Bit	Name
0	3_COM_SEND_FIFO_CLR
1	3_COM_SEND_GO
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	3_COM_SEND_FIFO_CNT
17	3_COM_SEND_FIFO_CNT
18	3_COM_SEND_FIFO_CNT
19	3_COM_SEND_FIFO_CNT
20	3_COM_SEND_FIFO_CNT
21	3_COM_SEND_FIFO_CNT
22	3_COM_SEND_FIFO_CNT
23	3_COM_SEND_FIFO_CNT
24	3_COM_SEND_FIFO_CNT
25	3_COM_SEND_FIFO_CNT
26	3_COM_SEND_FIFO_CNT
27	3_COM_SEND_FIFO_CNT
28	3_COM_SEND_FIFO_CNT
29	3_COM_SEND_FIFO_CNT
30	3_COM_SEND_FIFO_CNT
31	3_COM_SEND_FIFO_CNT

3_COM_SEND_FIF0_CLR WO, CON204[0], Karbon-CXP
See description of 0_COM_SEND_FIF0_CLR

3_COM_SEND_GO WO, CON204[1], Karbon-CXP
See description of 0_COM_SEND_GO

3_COM_SEND_FIF0_CNT RO, CON204[31..16], Karbon-CXP
See description of 0_COM_SEND_FIF0_CNT

11.67 CON205

Bit	Name
0	3_COM_SEND_DATA
1	3_COM_SEND_DATA
2	3_COM_SEND_DATA
3	3_COM_SEND_DATA
4	3_COM_SEND_DATA
5	3_COM_SEND_DATA
6	3_COM_SEND_DATA
7	3_COM_SEND_DATA
8	3_COM_SEND_DATA
9	3_COM_SEND_DATA
10	3_COM_SEND_DATA
11	3_COM_SEND_DATA
12	3_COM_SEND_DATA
13	3_COM_SEND_DATA
14	3_COM_SEND_DATA
15	3_COM_SEND_DATA
16	3_COM_SEND_DATA
17	3_COM_SEND_DATA
18	3_COM_SEND_DATA
19	3_COM_SEND_DATA
20	3_COM_SEND_DATA
21	3_COM_SEND_DATA
22	3_COM_SEND_DATA
23	3_COM_SEND_DATA
24	3_COM_SEND_DATA
25	3_COM_SEND_DATA
26	3_COM_SEND_DATA
27	3_COM_SEND_DATA
28	3_COM_SEND_DATA
29	3_COM_SEND_DATA
30	3_COM_SEND_DATA
31	3_COM_SEND_DATA

3_COM_SEND_DATA R/W, CON205[31..0], Karbon-CXP
See description of 0_COM_SEND_DATA

11.68 CON206

Bit	Name
0	3_COM_RCV_FIFO_CLR
1	Reserved
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	3_COM_RCV_FIFO_CNT
17	3_COM_RCV_FIFO_CNT
18	3_COM_RCV_FIFO_CNT
19	3_COM_RCV_FIFO_CNT
20	3_COM_RCV_FIFO_CNT
21	3_COM_RCV_FIFO_CNT
22	3_COM_RCV_FIFO_CNT
23	3_COM_RCV_FIFO_CNT
24	3_COM_RCV_FIFO_CNT
25	3_COM_RCV_FIFO_CNT
26	3_COM_RCV_FIFO_CNT
27	3_COM_RCV_FIFO_CNT
28	3_COM_RCV_FIFO_CNT
29	3_COM_RCV_FIFO_CNT
30	3_COM_RCV_FIFO_CNT
31	3_COM_RCV_FIFO_CNT

**3_COM_RCV_
FIFO_CLR**

WO, CON206[0], Karbon-CXP

See description of 0_COM_RCV_FIFO_CLR

**3_COM_RCV_
FIFO_CNT**

RO, CON206[31..16], Karbon-CXP

See description of 0_COM_RCV_FIFO_CNT

11.69 CON207

Bit	Name
0	3_COM_RCV_DATA
1	3_COM_RCV_DATA
2	3_COM_RCV_DATA
3	3_COM_RCV_DATA
4	3_COM_RCV_DATA
5	3_COM_RCV_DATA
6	3_COM_RCV_DATA
7	3_COM_RCV_DATA
8	3_COM_RCV_DATA
9	3_COM_RCV_DATA
10	3_COM_RCV_DATA
11	3_COM_RCV_DATA
12	3_COM_RCV_DATA
13	3_COM_RCV_DATA
14	3_COM_RCV_DATA
15	3_COM_RCV_DATA
16	3_COM_RCV_DATA
17	3_COM_RCV_DATA
18	3_COM_RCV_DATA
19	3_COM_RCV_DATA
20	3_COM_RCV_DATA
21	3_COM_RCV_DATA
22	3_COM_RCV_DATA
23	3_COM_RCV_DATA
24	3_COM_RCV_DATA
25	3_COM_RCV_DATA
26	3_COM_RCV_DATA
27	3_COM_RCV_DATA
28	3_COM_RCV_DATA
29	3_COM_RCV_DATA
30	3_COM_RCV_DATA
31	3_COM_RCV_DATA

3_COM_RCV_DATA RO, CON207[31..0], Karbon-CXP
See description of 0_COM_RCV_DATA

11.70 CON211

Bit	Name
0	3_LINK_INT_DEST
1	3_LINK_INT_DEST
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

3_LINK_INT_DEST R/W, CON211[1..0], Karbon-CXP
See description of 0_LINK_INT_DEST

11.71 CON212

Bit	Name
0	3_UNDER_CURRENT
1	3_OVER_CURRENT
2	3_TRIG_ACK_RCVD
3	3_GPIO_ACK_RCVD
4	3_CTL_ACK_RCVD
5	3_GPIO_RCVD
6	3_TRIG_RCVD
7	3_CTL_RSP_FIFO_OVF
8	3_CTL_REQ_FIFO_OVF
9	3_GPIO_NOMATCH
10	3_TRIG_NOMATCH
11	3_IOACK_UNKNOWN_TYPE
12	3_IOACK_NOMATCH
13	3_IOACK_UNEXPECTED_INT
14	3_IOACK_NOMATCH2
15	3_STRM_PKT_DROP
16	3_STRM_NOT_ENOUGH_DAT
17	3_STRM_TOO_MUCH_DAT
18	3_STRM_BAD_CRC
19	3_STRM_OVERFLOW
20	3_STRM_CORNER
21	3_SERDES_LOST_ALIGN
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

3_UNDER_CURRENT	R/W, CON212[0], Karbon-CXP See description of 0_UNDER_CURRENT
3_OVER_CURRENT	R/W, CON212[1], Karbon-CXP See description of 0_OVER_CURRENT
3_TRIG_ACK_RCVD	R/W, CON212[2], Karbon-CXP See description of 0_TRIG_ACK_RCVD
3_GPIO_ACK_RCVD	R/W, CON212[3], Karbon-CXP See description of 0_GPIO_ACK_RCVD
3_CTL_ACK_RCVD	R/W, CON212[4], Karbon-CXP See description of 0_CTL_ACK_RCVD
3_GPIO_RCVD	R/W, CON212[5], Karbon-CXP See description of 0_GPIO_RCVD
3_TRIG_RCVD	R/W, CON212[6], Karbon-CXP See description of 0_TRIG_RCVD
3_CTL_RSP_FIFO_OVF	R/W, CON212[7], Karbon-CXP See description of 0_CTL_RSP_FIFO_OVF
3_CTL_REQ_FIFO_OVF	R/W, CON212[8], Karbon-CXP See description of 0_CTL_REQ_FIFO_OVF
3_GPIO_NOMATCH	R/W, CON212[9], Karbon-CXP See description of 0_GPIO_NOMATCH

3_TRIG_NOMATCH	R/W, CON212[10], Karbon-CXP See description of 0_TRIG_NOMATCH
3_IOACK_UNKNOWN_TYPE	R/W, CON212[11], Karbon-CXP See description of 0_IOACK_UNKNOWN_TYPE
3_IOACK_NOMATCH	R/W, CON212[12], Karbon-CXP See description of 0_IOACK_NOMATCH
3_IOACK_UNEXPECTED_INT	R/W, CON212[13], Karbon-CXP See description of 0_IOACK_UNEXPECTED_INT
3_IOACK_NOMATCH2	R/W, CON212[14], Karbon-CXP See description of 0_IOACK_NOMATCH2
3_STRM_PKT_DROP	R/W, CON212[15], Karbon-CXP See description of 0_STRM_PKT_DROP
3_STRM_NOT_ENOUGH_DAT	R/W, CON212[16], Karbon-CXP See description of 0_STRM_NOT_ENOUGH_DAT
3_STRM_TOO_MUCH_DAT	R/W, CON212[17], Karbon-CXP See description of 0_STRM_TOO_MUCH_DAT
3_STRM_BAD_CRC	R/W, CON212[18], Karbon-CXP See description of 0_STRM_BAD_CRC
3_STRM_OVERFLOW	R/W, CON212[19], Karbon-CXP See description of 0_STRM_OVERFLOW

11.72 CON213

Bit	Name
0	3_UNDER_CURRENT_M
1	3_OVER_CURRENT_M
2	3_TRIG_ACK_RCVD_M
3	3_GPIO_ACK_RCVD_M
4	3_CTL_ACK_RCVD_M
5	3_GPIO_RCVD_M
6	3_TRIG_RCVD_M
7	3_CTL_RSP_FIFO_OVF_M
8	3_CTL_REQ_FIFO_OVF_M
9	3_GPIO_NOMATCH_M
10	3_TRIG_NOMATCH_M
11	3_IOACK_UNKNOWN_TYPE_M
12	3_IOACK_NOMATCH_M
13	3_IOACK_UNEXPECTED_INT_M
14	3_IOACK_NOMATCH2_M
15	3_STRM_PKT_DROP_M
16	3_STRM_NOT_ENOUGH_DAT_M
17	3_STRM_TOO_MUCH_DAT_M
18	3_STRM_BAD_CRC_M
19	3_STRM_OVERFLOW_M
20	3_STRM_CORNER_M
21	3_SERDES_LOST_ALIGN_M
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

3_UNDER_CURRENT_M	R/W, CON213[0], Karbon-CXP See description of 0_UNDER_CURRENT_M
3_OVER_CURRENT_M	R/W, CON213[1], Karbon-CXP See description of 0_OVER_CURRENT_M
3_TRIG_ACK_RCVD_M	R/W, CON213[2], Karbon-CXP See description of 0_TRIG_ACK_RCVD_M
3_GPIO_ACK_RCVD_M	R/W, CON213[3], Karbon-CXP See description of 0_GPIO_ACK_RCVD_M
3_CTL_ACK_RCVD_M	R/W, CON213[4], Karbon-CXP See description of 0_CTL_ACK_RCVD_M
3_GPIO_RCVD_M	R/W, CON213[5], Karbon-CXP See description of 0_GPIO_RCVD_M
3_TRIG_RCVD_M	R/W, CON213[6], Karbon-CXP See description of 0_TRIG_RCVD_M
3_CTL_RSP_FIFO_OVF_M	R/W, CON213[7], Karbon-CXP See description of 0_CTL_RSP_FIFO_OVF_M
3_CTL_REQ_FIFO_OVF_M	R/W, CON213[8], Karbon-CXP See description of 0_CTL_REQ_FIFO_OVF_M
3_GPIO_NOMATCH_M	R/W, CON213[9], Karbon-CXP See description of 0_GPIO_NOMATCH_M

3_TRIG_NOMATCH_M	R/W, CON213[10], Karbon-CXP See description of 0_TRIG_NOMATCH_M
3_IOACK_UNKNOWN_TYPE_M	R/W, CON213[11], Karbon-CXP See description of 0_IOACK_UNKNOWN_TYPE_M
3_IOACK_NOMATCH_M	R/W, CON213[12], Karbon-CXP See description of 0_IOACK_NOMATCH_M
3_IOACK_UNEXPECTED_INT_M	R/W, CON213[13], Karbon-CXP See description of 0_IOACK_UNEXPECTED_INT_M
3_IOACK_NOMATCH2_M	R/W, CON213[14], Karbon-CXP See description of 0_IOACK_NOMATCH2_M
3_STRM_PKT_DROP_M	R/W, CON213[15], Karbon-CXP See description of 0_STRM_PKT_DROP_M
3_STRM_NOT_ENOUGH_DAT_M	R/W, CON213[16], Karbon-CXP See description of 0_STRM_NOT_ENOUGH_DAT_M
3_STRM_TOO_MUCH_DAT_M	R/W, CON213[17], Karbon-CXP See description of 0_STRM_TOO_MUCH_DAT_M
3_STRM_BAD_CRC_M	R/W, CON213[18], Karbon-CXP See description of 0_STRM_BAD_CRC_M
3_STRM_OVERFLOW_M	R/W, CON213[19], Karbon-CXP See description of 0_STRM_OVERFLOW_M

11.73 CON214

Bit	Name
0	3_UNDER_CURRENT_CM
1	3_OVER_CURRENT_CM
2	3_TRIG_ACK_RCVD_CM
3	3_GPIO_ACK_RCVD_CM
4	3_CTL_ACK_RCVD_CM
5	3_GPIO_RCVD_CM
6	3_TRIG_RCVD_CM
7	3_CTL_RSP_FIFO_OVF_CM
8	3_CTL_REQ_FIFO_OVF_CM
9	3_GPIO_NOMATCH_CM
10	3_TRIG_NOMATCH_CM
11	3_IOACK_UNKNOWN_TYPE_CM
12	3_IOACK_NOMATCH_CM
13	3_IOACK_UNEXPECTED_INT_CM
14	3_IOACK_NOMATCH2_CM
15	3_STRM_PKT_DROP_CM
16	3_STRM_NOT_ENOUGH_DAT_CM
17	3_STRM_TOO_CMUCH_DAT_CM
18	3_STRM_BAD_CRC_CM
19	3_STRM_OVERFLOW_CM
20	3_STRM_CORNER_CM
21	3_SERDES_LOST_ALIGN_CM
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

3_UNDER_CURRENT_CM	R/W, CON214[0], Karbon-CXP See description of 0_UNDER_CURRENT_CM
3_OVER_CURRENT_CM	R/W, CON214[1], Karbon-CXP See description of 0_OVER_CURRENT_CM
3_TRIG_ACK_RCVD_CM	R/W, CON214[2], Karbon-CXP See description of 0_TRIG_ACK_RCVD_CM
3_GPIO_ACK_RCVD_CM	R/W, CON214[3], Karbon-CXP See description of 0_GPIO_ACK_RCVD_CM
3_CTL_ACK_RCVD_CM	R/W, CON214[4], Karbon-CXP See description of 0_CTL_ACK_RCVD_CM
3_GPIO_RCVD_CM	R/W, CON214[5], Karbon-CXP See description of 0_GPIO_RCVD_CM
3_TRIG_RCVD_CM	R/W, CON214[6], Karbon-CXP See description of 0_TRIG_RCVD_CM
3_CTL_RSP_FIFO_OVF_CM	R/W, CON214[7], Karbon-CXP See description of 0_CTL_RSP_FIFO_OVF_CM
3_CTL_REQ_FIFO_OVF_CM	R/W, CON214[8], Karbon-CXP See description of 0_CTL_REQ_FIFO_OVF_CM
3_GPIO_NOMATCH_CM	R/W, CON214[9], Karbon-CXP See description of 0_GPIO_NOMATCH_CM

3_TRIG_NOMATCH_CM	R/W, CON214[10], Karbon-CXP See description of 0_TRIG_NOMATCH_CM
3_IOACK_UNKNOWN_TYPE_CM	R/W, CON214[11], Karbon-CXP See description of 0_IOACK_UNKNOWN_TYPE_CM
3_IOACK_NOMATCH_CM	R/W, CON214[12], Karbon-CXP See description of 0_IOACK_NOMATCH_CM
3_IOACK_UNEXPECTED_INT_CM	R/W, CON214[13], Karbon-CXP See description of 0_IOACK_UNEXPECTED_INT_CM
3_IOACK_NOMATCH2_CM	R/W, CON214[14], Karbon-CXP See description of 0_IOACK_NOMATCH2_CM
3_STRM_PKT_DROP_CM	R/W, CON214[15], Karbon-CXP See description of 0_STRM_PKT_DROP_CM
3_STRM_NOT_ENOUGH_DAT_CM	R/W, CON214[16], Karbon-CXP See description of 0_STRM_NOT_ENOUGH_DAT_CM
3_STRM_TOO_CMUCH_DAT_CM	R/W, CON214[17], Karbon-CXP See description of 0_STRM_TOO_CMUCH_DAT_CM
3_STRM_BAD_CRC_CM	R/W, CON214[18], Karbon-CXP See description of 0_STRM_BAD_CRC_CM
3_STRM_OVERFLOW_CM	R/W, CON214[19], Karbon-CXP See description of 0_STRM_OVERFLOW_CM

11.74 CON216

Bit	Name
0	3_PKT_RCVD_CNT
1	3_PKT_RCVD_CNT
2	3_PKT_RCVD_CNT
3	3_PKT_RCVD_CNT
4	3_PKT_RCVD_CNT
5	3_PKT_RCVD_CNT
6	3_PKT_RCVD_CNT
7	3_PKT_RCVD_CNT
8	3_PKT_RCVD_CNT
9	3_PKT_RCVD_CNT
10	3_PKT_RCVD_CNT
11	3_PKT_RCVD_CNT
12	3_PKT_RCVD_CNT
13	3_PKT_RCVD_CNT
14	3_PKT_RCVD_CNT
15	3_PKT_RCVD_CNT
16	3_PKT_GNT_CNT
17	3_PKT_GNT_CNT
18	3_PKT_GNT_CNT
19	3_PKT_GNT_CNT
20	3_PKT_GNT_CNT
21	3_PKT_GNT_CNT
22	3_PKT_GNT_CNT
23	3_PKT_GNT_CNT
24	3_PKT_GNT_CNT
25	3_PKT_GNT_CNT
26	3_PKT_GNT_CNT
27	3_PKT_GNT_CNT
28	3_PKT_GNT_CNT
29	3_PKT_GNT_CNT
30	3_PKT_GNT_CNT
31	3_PKT_GNT_CNT

3_PKT_RCVD_CNT	R/W, CON216[15..0], Karbon-CXP See description of 0_PKT_RCVD_CNT
3_PKT_GNT_CNT	R/W, CON216[31..16], Karbon-CXP See description of 0_PKT_GNT_CNT

11.75 CON217

Bit	Name
0	3_PKT_DROP_CNT
1	3_PKT_DROP_CNT
2	3_PKT_DROP_CNT
3	3_PKT_DROP_CNT
4	3_PKT_DROP_CNT
5	3_PKT_DROP_CNT
6	3_PKT_DROP_CNT
7	3_PKT_DROP_CNT
8	3_PKT_DROP_CNT
9	3_PKT_DROP_CNT
10	3_PKT_DROP_CNT
11	3_PKT_DROP_CNT
12	3_PKT_DROP_CNT
13	3_PKT_DROP_CNT
14	3_PKT_DROP_CNT
15	3_PKT_DROP_CNT
16	3_CRC_ERR_CNT
17	3_CRC_ERR_CNT
18	3_CRC_ERR_CNT
19	3_CRC_ERR_CNT
20	3_CRC_ERR_CNT
21	3_CRC_ERR_CNT
22	3_CRC_ERR_CNT
23	3_CRC_ERR_CNT
24	3_CRC_ERR_CNT
25	3_CRC_ERR_CNT
26	3_CRC_ERR_CNT
27	3_CRC_ERR_CNT
28	3_CRC_ERR_CNT
29	3_CRC_ERR_CNT
30	3_CRC_ERR_CNT
31	3_CRC_ERR_CNT

3_PKT_DROP_CNT R/W, CON217[15..0], Karbon-CXP
See description of 0_PKT_DROP_CNT

3_CRC_ERR_CNT R/W, CON217[31..16], Karbon-CXP
See description of 0_CRC_ERR_CNT

11.76 CON218

Bit	Name
0	3_CXP_TRIG_STATE
1	Reserved
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	3_CXP_TRIG_ACK_CNT
25	3_CXP_TRIG_ACK_CNT
26	3_CXP_TRIG_ACK_CNT
27	3_CXP_TRIG_ACK_CNT
28	3_CXP_TRIG_ACK_CNT
29	3_CXP_TRIG_ACK_CNT
30	3_CXP_TRIG_ACK_CNT
31	3_CXP_TRIG_ACK_CNT

**3_CXP_TRIG_
STATE**

RO, CON218[0], Karbon-CXP

See description of 0_CXP_TRIG_STATE

**3_CXP_TRIG_
ACK_CNT**

RO, CON218[31..24], Karbon-CXP

See description of 0_CXP_TRIG_ACK_CNT

11.77 CON219

Bit	Name
0	3_CXP_GPIO_STATE
1	Reserved
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	3_CXP_GPIO_ACK_CNT
25	3_CXP_GPIO_ACK_CNT
26	3_CXP_GPIO_ACK_CNT
27	3_CXP_GPIO_ACK_CNT
28	3_CXP_GPIO_ACK_CNT
29	3_CXP_GPIO_ACK_CNT
30	3_CXP_GPIO_ACK_CNT
31	3_CXP_GPIO_ACK_CNT

**3_CXP_GPIO_
STATE**

RO, CON219[0], Karbon-CXP

See description of 0_CXP_GPIO_STATE

**3_CXP_GPIO_
ACK_CNT**

RO, CON219[31..24], Karbon-CXP

See description of 0_CXP_GPIO_ACK_CNT

11.78 CON222

Bit	Name
0	3_LINK_SPEED
1	3_LINK_SPEED
2	3_LINK_SPEED
3	3_LINK_SPEED
4	3_LINK_SPEED
5	3_LINK_SPEED
6	3_LINK_SPEED
7	3_LINK_SPEED
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

3_LINK_SPEED RO, CON222[7..0], Karbon-CXP

See description of 0_LINK_SPEED

11.79 CON223

Bit	Name
0	3_SERDES_STATE
1	3_SERDES_STATE
2	3_SERDES_STATE
3	3_SERDES_STATE
4	3_SERDES_STATE
5	3_SERDES_STATE
6	3_SERDES_STATE
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	3_SERDES_ALIGNED
31	3_SERDERS_SIGNALDETECT

**3_SERDES_
STATE**

RO, CON223[6..0], Karbon-CXP

See description of 0_SERDES_STATE

**3_SERDES_
ALIGNED**

RO, CON223[30], Karbon-CXP

See description of 0_SERDES_ALIGNED

**3_SERDERS_
SIGNALDETECT**

RO, CON223[31], Karbon-CXP

See description of 0_SERDERS_SIGNALDETECT

11.80 CON224

Bit	Name
0	3_RAW_DATA_MODE
1	3_REMOVE_IDLES
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

3_RAW_DATA_MODE

R/W, CON224[0], Karbon-CXP

See description of 0_RAW_DATA_MODE

3_REMOVE_IDLE

R/W, CON224[1], Karbon-CXP

See description of 0_REMOVE_IDLE

11.81 CON227

Bit	Name
0	3_SERDES_ERROR_CODE
1	3_SERDES_ERROR_CODE
2	3_SERDES_ERROR_CODE
3	3_SERDES_ERROR_CODE
4	3_SERDES_ERROR_CODE
5	3_SERDES_ERROR_CODE
6	3_SERDES_ERROR_CODE
7	3_SERDES_ERROR_CODE
8	3_SERDES_ERROR_CODE
9	3_SERDES_ERROR_CODE
10	3_SERDES_ERROR_CODE
11	3_SERDES_ERROR_CODE
12	3_SERDES_ERROR_CODE
13	3_SERDES_ERROR_CODE
14	3_SERDES_ERROR_CODE
15	3_SERDES_ERROR_CODE
16	3_SERDES_ERROR_CODE
17	3_SERDES_ERROR_CODE
18	3_SERDES_ERROR_CODE
19	3_SERDES_ERROR_CODE
20	3_SERDES_ERROR_CODE
21	3_SERDES_ERROR_CODE
22	3_SERDES_ERROR_CODE
23	3_SERDES_ERROR_CODE
24	3_SERDES_ERROR_CODE
25	3_SERDES_ERROR_CODE
26	3_SERDES_ERROR_CODE
27	3_SERDES_ERROR_CODE
28	3_SERDES_ERROR_CODE
29	3_SERDES_ERROR_CODE
30	3_SERDES_ERROR_CODE
31	Reserved

**3_SERDES_
ERROR_CODE**

RO, CON227[30..0], Karbon-CXP

See description of 0_SERDES_ERROR_CODE

11.82 CON356

Bit	Name
0	FW_BUILD_YEAR
1	FW_BUILD_YEAR
2	FW_BUILD_YEAR
3	FW_BUILD_YEAR
4	FW_BUILD_YEAR
5	FW_BUILD_YEAR
6	FW_BUILD_YEAR
7	FW_BUILD_YEAR
8	FW_BUILD_YEAR
9	FW_BUILD_YEAR
10	FW_BUILD_YEAR
11	FW_BUILD_YEAR
12	FW_BUILD_YEAR
13	FW_BUILD_YEAR
14	FW_BUILD_YEAR
15	Reserved
16	FW_BUILD_DAY
17	FW_BUILD_DAY
18	FW_BUILD_DAY
19	FW_BUILD_DAY
20	FW_BUILD_DAY
21	FW_BUILD_DAY
22	FW_BUILD_DAY
23	FW_BUILD_DAY
24	FW_BUILD_MONTH
25	FW_BUILD_MONTH
26	FW_BUILD_MONTH
27	FW_BUILD_MONTH
28	FW_BUILD_MONTH
29	FW_BUILD_MONTH
30	FW_BUILD_MONTH
31	FW_BUILD_MONTH

**FW_BUILD_
YEAR**

RO, CON356[15..0], Karbon-CXP

Year that this firmware was compiled in BCD format. Example: 0x2012 is year 2012

**FW_BUILD_
DAY**

RO, CON356[23..16], Karbon-CXP

Day that this firmware was compiled in BCD format. Example: 0x18 the 18th of the month.

**FW_BUILD_
MONTH**

RO, CON356[31..24], Karbon-CXP

Month that this firmware was compiled in BCD format. Example: 0x12 is december.

11.83 CON357

Bit	Name
0	FW_BUILD_MIN
1	FW_BUILD_MIN
2	FW_BUILD_MIN
3	FW_BUILD_MIN
4	FW_BUILD_MIN
5	FW_BUILD_MIN
6	FW_BUILD_MIN
7	FW_BUILD_MIN
8	FW_BUILD_HOUR
9	FW_BUILD_HOUR
10	FW_BUILD_HOUR
11	FW_BUILD_HOUR
12	FW_BUILD_HOUR
13	FW_BUILD_HOUR
14	FW_BUILD_HOUR
15	FW_BUILD_HOUR
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

FW_BUILD_MIN RO, CON357[7..0], Karbon-CXP

Minute that this firmware was compiled. Example: 0x35 is 35 minutes past the hour.

FW_BUILD_HOUR RO, CON357[15..8], Karbon-CXP

Hour that this firmware was compiled. Example: 0x23 is 11pm (23rd hour).

11.84 CON358

Bit	Name
0	PFG_RESET
1	Reserved
2	Reserved
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

PFG_RESET

R/W, CON358[0], Karbon-CXP

Reset the pfg (Stream assembler). This register does not get cleared automatically. Software must clear it.

11.85 CON360

Bit	Name
0	NUM_LINKS_NEEDED
1	NUM_LINKS_NEEDED
2	NUM_LINKS_NEEDED
3	Reserved
4	Reserved
5	Reserved
6	Reserved
7	Reserved
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

**NUM_LINKS_
NEEDED**

R/W, CON360[2..0], Karbon-CXP

Number of active CXP links that a Stream assembler will be working with. The LINK_ORDER register should be configured prior to setting NUM_LINKS to a non-zero value.

11.86 CON361

Bit	Name
0	LINK_0_ORDER
1	LINK_0_ORDER
2	LINK_0_ORDER
3	LINK_0_ORDER
4	LINK_1_ORDER
5	LINK_1_ORDER
6	LINK_1_ORDER
7	LINK_1_ORDER
8	LINK_2_ORDER
9	LINK_2_ORDER
10	LINK_2_ORDER
11	LINK_2_ORDER
12	LINK_3_ORDER
13	LINK_3_ORDER
14	LINK_3_ORDER
15	LINK_3_ORDER
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	Reserved

LINK_0_ORDER R/W, CON361[3..0], Karbon-CXP

First physical link that the stream decoder will accept packets from. NUM_LINKS register determines how many of these physical links will be considered in arbitration.

LINK_1_ORDER R/W, CON361[7..4], Karbon-CXP

Second physical link that the stream decoder will accept packets from. NUM_LINKS register determines how many of these physical links will be considered in arbitration.

LINK_2_ORDER R/W, CON361[11..8], Karbon-CXP

Third physical link that the stream decoder will accept packets from. NUM_LINKS register determines how many of these physical links will be considered in arbitration.

LINK_3_ORDER R/W, CON361[15..12], Karbon-CXP

Fourth physical link that the stream decoder will accept packets from. NUM_LINKS register determines how many of these physical links will be considered in arbitration.

11.87 CON363

Bit	Name
0	CXP_OUT_TABLE_EVEN
1	CXP_OUT_TABLE_EVEN
2	CXP_OUT_TABLE_EVEN
3	CXP_OUT_TABLE_EVEN
4	CXP_OUT_TABLE_ODD
5	CXP_OUT_TABLE_ODD
6	CXP_OUT_TABLE_ODD
7	CXP_OUT_TABLE_ODD
8	CXP_OUT_TABLE_LPC
9	CXP_OUT_TABLE_LPC
10	CXP_OUT_TABLE_LPC
11	CXP_OUT_TABLE_LPC
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved
17	Reserved
18	Reserved
19	Reserved
20	Reserved
21	Reserved
22	Reserved
23	Reserved
24	Reserved
25	Reserved
26	Reserved
27	Reserved
28	Reserved
29	Reserved
30	Reserved
31	CXP_OUT_TABLE_EN

**CXP_OUT_
TABLE_EVEN**

R/W, CON363[3..0], Karbon-CXP

Selects which VFG should receive the even lines.

**CXP_OUT_
TABLE_ODD**

R/W, CON363[7..4], Karbon-CXP

Selects which VFG should receive the odd lines.

**CXP_OUT_
TABLE_LPC**

R/W, CON363[11..8], Karbon-CXP

Number of lines to send to an odd or even VFG channel before switching.

**CXP_OUT_
TABLE_EN**

R/W, CON363[31], Karbon-CXP

Enable the forwarding of video data to the DMA engines (VFGs)

11.88 CON372

Bit	Name
0	PKT_GNT_CNT
1	PKT_GNT_CNT
2	PKT_GNT_CNT
3	PKT_GNT_CNT
4	PKT_GNT_CNT
5	PKT_GNT_CNT
6	PKT_GNT_CNT
7	PKT_GNT_CNT
8	PKT_GNT_CNT
9	PKT_GNT_CNT
10	PKT_GNT_CNT
11	PKT_GNT_CNT
12	PKT_GNT_CNT
13	PKT_GNT_CNT
14	PKT_GNT_CNT
15	PKT_GNT_CNT
16	NEXT_LINK
17	NEXT_LINK
18	NEXT_LINK
19	DISABLE_PKT_TAG_CHK
20	UNEXP_PKT_TAG_CNT
21	UNEXP_PKT_TAG_CNT
22	UNEXP_PKT_TAG_CNT
23	UNEXP_PKT_TAG_CNT
24	UNEXP_PKT_TAG_CNT
25	UNEXP_PKT_TAG_CNT
26	UNEXP_PKT_TAG_CNT
27	UNEXP_PKT_TAG_CNT
28	Reserved
29	Reserved
30	Reserved
31	ACTIVE

PKT_GNT_CNT	RO, CON372[15..0], Karbon-CXP Total number of packets accepted from all links associated with this stream decoder. The counter wraps and is for debug only.
NEXT_LINK	RO, CON372[18..16], Karbon-CXP The next link from which a packet is expected.
DISABLE_PKT_TAG_CHK	RO, CON372[19], Karbon-CXP Disable the checking of packet tags.
UNEXP_PKT_TAG_CNT	RO, CON372[27..20], Karbon-CXP Number of unexpected packet tags received. These are out-of-order tags. The counter wraps and is for debug only.
ACTIVE	RO, CON372[31], Karbon-CXP The stream decoder is currently accepting a packet.

Karbon/Neon/Alta DMA

Chapter 12

12.1 Introduction

This section enumerates all of the registers that control DMA on boards using the PLDA DMA engine. This includes the Alta, the Karbon and the Neon families. This chapter also covers the scatter gather DMA instructions (Quads or QTabs). The formatting of the register sections is explained in Section 9.2.

12.2 CON28 Register

Bit	Name
0	FIRST_QUAD_PTR_LO
1	FIRST_QUAD_PTR_LO
2	FIRST_QUAD_PTR_LO
3	FIRST_QUAD_PTR_LO
4	FIRST_QUAD_PTR_LO
5	FIRST_QUAD_PTR_LO
6	FIRST_QUAD_PTR_LO
7	FIRST_QUAD_PTR_LO
8	FIRST_QUAD_PTR_LO
9	FIRST_QUAD_PTR_LO
10	FIRST_QUAD_PTR_LO
11	FIRST_QUAD_PTR_LO
12	FIRST_QUAD_PTR_LO
13	FIRST_QUAD_PTR_LO
14	FIRST_QUAD_PTR_LO
15	FIRST_QUAD_PTR_LO
16	FIRST_QUAD_PTR_LO
17	FIRST_QUAD_PTR_LO
18	FIRST_QUAD_PTR_LO
19	FIRST_QUAD_PTR_LO
20	FIRST_QUAD_PTR_LO
21	FIRST_QUAD_PTR_LO
22	FIRST_QUAD_PTR_LO
23	FIRST_QUAD_PTR_LO
24	FIRST_QUAD_PTR_LO
25	FIRST_QUAD_PTR_LO
26	FIRST_QUAD_PTR_LO
27	FIRST_QUAD_PTR_LO
28	FIRST_QUAD_PTR_LO
29	FIRST_QUAD_PTR_LO
30	FIRST_QUAD_PTR_LO
31	FIRST_QUAD_PTR_LO

**FIRST_QUAD_
PTR_LO**

R/W, CON28[31..0], Alta, Karbon-CL, Karbon-CXP, Neon

This is the low word of the 64-bit address of the first DMA scatter-gather instruction in a chain of instructions. This register can be written at any time, but the DMA engine only loads this value when byte count (as set by CHAIN_DATA_SIZE_LO/CHAIN_DATA_SIZE_HI) goes to zero.

12.3 CON29 Register

Bit	Name
0	FIRST_QUAD_PTR_HI
1	FIRST_QUAD_PTR_HI
2	FIRST_QUAD_PTR_HI
3	FIRST_QUAD_PTR_HI
4	FIRST_QUAD_PTR_HI
5	FIRST_QUAD_PTR_HI
6	FIRST_QUAD_PTR_HI
7	FIRST_QUAD_PTR_HI
8	FIRST_QUAD_PTR_HI
9	FIRST_QUAD_PTR_HI
10	FIRST_QUAD_PTR_HI
11	FIRST_QUAD_PTR_HI
12	FIRST_QUAD_PTR_HI
13	FIRST_QUAD_PTR_HI
14	FIRST_QUAD_PTR_HI
15	FIRST_QUAD_PTR_HI
16	FIRST_QUAD_PTR_HI
17	FIRST_QUAD_PTR_HI
18	FIRST_QUAD_PTR_HI
19	FIRST_QUAD_PTR_HI
20	FIRST_QUAD_PTR_HI
21	FIRST_QUAD_PTR_HI
22	FIRST_QUAD_PTR_HI
23	FIRST_QUAD_PTR_HI
24	FIRST_QUAD_PTR_HI
25	FIRST_QUAD_PTR_HI
26	FIRST_QUAD_PTR_HI
27	FIRST_QUAD_PTR_HI
28	FIRST_QUAD_PTR_HI
29	FIRST_QUAD_PTR_HI
30	FIRST_QUAD_PTR_HI
31	FIRST_QUAD_PTR_HI

**FIRST_QUAD_
PTR_HI**

R/W, CON29[31..0], Alta, Karbon-CL, Karbon-CXP, Neon

This is the high word of the 64-bit address of the first DMA scatter-gather instruction in a chain of instructions. This register can be written at any time, but the DMA engine only loads this value when byte count (as set by CHAIN_DATA_SIZE_LO/CHAIN_DATA_SIZE_HI) goes to zero.

12.4 CON30 Register

Bit	Name
0	CHAIN_DATA_SIZE_LO
1	CHAIN_DATA_SIZE_LO
2	CHAIN_DATA_SIZE_LO
3	CHAIN_DATA_SIZE_LO
4	CHAIN_DATA_SIZE_LO
5	CHAIN_DATA_SIZE_LO
6	CHAIN_DATA_SIZE_LO
7	CHAIN_DATA_SIZE_LO
8	CHAIN_DATA_SIZE_LO
9	CHAIN_DATA_SIZE_LO
10	CHAIN_DATA_SIZE_LO
11	CHAIN_DATA_SIZE_LO
12	CHAIN_DATA_SIZE_LO
13	CHAIN_DATA_SIZE_LO
14	CHAIN_DATA_SIZE_LO
15	CHAIN_DATA_SIZE_LO
16	CHAIN_DATA_SIZE_LO
17	CHAIN_DATA_SIZE_LO
18	CHAIN_DATA_SIZE_LO
19	CHAIN_DATA_SIZE_LO
20	CHAIN_DATA_SIZE_LO
21	CHAIN_DATA_SIZE_LO
22	CHAIN_DATA_SIZE_LO
23	CHAIN_DATA_SIZE_LO
24	CHAIN_DATA_SIZE_LO
25	CHAIN_DATA_SIZE_LO
26	CHAIN_DATA_SIZE_LO
27	CHAIN_DATA_SIZE_LO
28	CHAIN_DATA_SIZE_LO
29	CHAIN_DATA_SIZE_LO
30	CHAIN_DATA_SIZE_LO
31	CHAIN_DATA_SIZE_LO

**CHAIN_DATA_
SIZE_LO**

R/W, CON30[31..0], Alta, Karbon-CL, Karbon-CXP, Neon

This is the low word if the low word of the 64-bit number of bytes in the chain. The value in this register is loaded into the DMA engine when DMA is initiated. This value is then decremented every DMA transfer. When the count reached zero, this value in this register is reloaded into the DMA engine, and the first scatter gather instruction pointed to by FIRST_QUAD_PTR_HI and FIRST_QUAD_PTR_LO is loaded.

12.5 CON31 Register

Bit	Name
0	CHAIN_DATA_SIZE_HI
1	CHAIN_DATA_SIZE_HI
2	CHAIN_DATA_SIZE_HI
3	CHAIN_DATA_SIZE_HI
4	CHAIN_DATA_SIZE_HI
5	CHAIN_DATA_SIZE_HI
6	CHAIN_DATA_SIZE_HI
7	CHAIN_DATA_SIZE_HI
8	CHAIN_DATA_SIZE_HI
9	CHAIN_DATA_SIZE_HI
10	CHAIN_DATA_SIZE_HI
11	CHAIN_DATA_SIZE_HI
12	CHAIN_DATA_SIZE_HI
13	CHAIN_DATA_SIZE_HI
14	CHAIN_DATA_SIZE_HI
15	CHAIN_DATA_SIZE_HI
16	CHAIN_DATA_SIZE_HI
17	CHAIN_DATA_SIZE_HI
18	CHAIN_DATA_SIZE_HI
19	CHAIN_DATA_SIZE_HI
20	CHAIN_DATA_SIZE_HI
21	CHAIN_DATA_SIZE_HI
22	CHAIN_DATA_SIZE_HI
23	CHAIN_DATA_SIZE_HI
24	CHAIN_DATA_SIZE_HI
25	CHAIN_DATA_SIZE_HI
26	CHAIN_DATA_SIZE_HI
27	CHAIN_DATA_SIZE_HI
28	CHAIN_DATA_SIZE_HI
29	CHAIN_DATA_SIZE_HI
30	CHAIN_DATA_SIZE_HI
31	CHAIN_DATA_SIZE_HI

**CHAIN_DATA_
SIZE_HI**

R/W, CON31[31..0], Alta, Karbon-CL, Karbon-CXP, Neon

This is the high word of the 64-bit number bytes in the chain. The value in this register is loaded into the DMA engine when DMA is initiated. This value is then decremented every DMA transfer. When the count reached zero, this value in this register is reloaded into the DMA engine, and the first scatter gather instruction pointed to by FIRST_QUAD_PTR_HI and FIRST_QUAD_PTR_LO is loaded.

12.6 CON32 Register

Bit	Name
0	CHAIN_DATA_TOGO_LO
1	CHAIN_DATA_TOGO_LO
2	CHAIN_DATA_TOGO_LO
3	CHAIN_DATA_TOGO_LO
4	CHAIN_DATA_TOGO_LO
5	CHAIN_DATA_TOGO_LO
6	CHAIN_DATA_TOGO_LO
7	CHAIN_DATA_TOGO_LO
8	CHAIN_DATA_TOGO_LO
9	CHAIN_DATA_TOGO_LO
10	CHAIN_DATA_TOGO_LO
11	CHAIN_DATA_TOGO_LO
12	CHAIN_DATA_TOGO_LO
13	CHAIN_DATA_TOGO_LO
14	CHAIN_DATA_TOGO_LO
15	CHAIN_DATA_TOGO_LO
16	CHAIN_DATA_TOGO_LO
17	CHAIN_DATA_TOGO_LO
18	CHAIN_DATA_TOGO_LO
19	CHAIN_DATA_TOGO_LO
20	CHAIN_DATA_TOGO_LO
21	CHAIN_DATA_TOGO_LO
22	CHAIN_DATA_TOGO_LO
23	CHAIN_DATA_TOGO_LO
24	CHAIN_DATA_TOGO_LO
25	CHAIN_DATA_TOGO_LO
26	CHAIN_DATA_TOGO_LO
27	CHAIN_DATA_TOGO_LO
28	CHAIN_DATA_TOGO_LO
29	CHAIN_DATA_TOGO_LO
30	CHAIN_DATA_TOGO_LO
31	CHAIN_DATA_TOGO_LO

**CHAIN_DATA_
TOGO_LO**

RO, CON32[31..0], Alta, Karbon-CL, Karbon-CXP, Neon

This register indicates the low word of the 64-bit number of bytes remaining the DMA chain.

12.7 CON33 Register

Bit	Name
0	CHAIN_DATA_TOGO_HI
1	CHAIN_DATA_TOGO_HI
2	CHAIN_DATA_TOGO_HI
3	CHAIN_DATA_TOGO_HI
4	CHAIN_DATA_TOGO_HI
5	CHAIN_DATA_TOGO_HI
6	CHAIN_DATA_TOGO_HI
7	CHAIN_DATA_TOGO_HI
8	CHAIN_DATA_TOGO_HI
9	CHAIN_DATA_TOGO_HI
10	CHAIN_DATA_TOGO_HI
11	CHAIN_DATA_TOGO_HI
12	CHAIN_DATA_TOGO_HI
13	CHAIN_DATA_TOGO_HI
14	CHAIN_DATA_TOGO_HI
15	CHAIN_DATA_TOGO_HI
16	CHAIN_DATA_TOGO_HI
17	CHAIN_DATA_TOGO_HI
18	CHAIN_DATA_TOGO_HI
19	CHAIN_DATA_TOGO_HI
20	CHAIN_DATA_TOGO_HI
21	CHAIN_DATA_TOGO_HI
22	CHAIN_DATA_TOGO_HI
23	CHAIN_DATA_TOGO_HI
24	CHAIN_DATA_TOGO_HI
25	CHAIN_DATA_TOGO_HI
26	CHAIN_DATA_TOGO_HI
27	CHAIN_DATA_TOGO_HI
28	CHAIN_DATA_TOGO_HI
29	CHAIN_DATA_TOGO_HI
30	CHAIN_DATA_TOGO_HI
31	CHAIN_DATA_TOGO_HI

**CHAIN_DATA_
TOGO_HI**

RO, CON33[31..0], Alta, Karbon-CL, Karbon-CXP, Neon

This register indicates the high word of the 64-bit number of bytes remaining the DMA chain.

12.8 CON34 Register

Bit	Name
0	DMA_AUTO_START
1	DMA_ABORT
2	DMA_DIRECTION
3	DMA_DONE
4	DMA_STATUS
5	DMA_STATUS
6	DMA_STATUS
7	DMA_STATUS
8	DMA_NO_RULE
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	DMA_INIT_FUNC
17	DMA_PRIORITY
18	DMA_64_BIT
19	DMA_CHAINING
20	DMA_COMMAND
21	DMA_COMMAND
22	DMA_COMMAND
23	DMA_COMMAND
24	DMA_BEN
25	DMA_BEN
26	DMA_BEN
27	DMA_BEN
28	LATCH_CONTROL
29	LATCH_CONTROL
30	Reserved
31	Reserved

DMA_AUTO_START

R/W, CON34[0], Alta, Karbon-CL, Karbon-CXP, Neon

This bit controls how the DMA engine starts.

DMA_AUTO_START	Meaning
0	Do nothing
1	Reload and re-start when CHAIN_DATA_TOGO = 0

DMA_ABORT

RO, CON34[1], Alta, Karbon-CL, Karbon-CXP, Neon

This bit immediately aborts DMA. Always reads back 0.

DMA_DIRECTION

R/W, CON34[2], Alta, Karbon-CL, Karbon-CXP, Neon

This bit indicates the direction that DMA engine will move data.

DMA_DIRECTION	Meaning
0	DMA write (to host memory)
1	DMA read (from host memory)

DMA_DONE

RO, CON34[3], Alta, Karbon-CL, Karbon-CXP, Neon

Future use.

DMA_STATUS

RO, CON34[7..4], Alta, Karbon-CL, Karbon-CXP, Neon

Future use.

DMA_NO_RULE

R/W, CON34[8], Alta, Karbon-CL, Karbon-CXP, Neon

Setting this bit to a 1 will cause the DMA engine to DMA data as fast as it can. It will not wait for data to be available from the acquisition engine. The actual data that is DMAed will be unpredictable. This bit, therefore, is only useful for diagnostics.

DMA_INIT_FUNC

R/W, CON34[16], Alta, Karbon-CL, Karbon-CXP, Neon

Future use.

DMA_PRIORITY R/W, CON34[17], Alta, Karbon-CL, Karbon-CXP, Neon
Future use.

DMA_64_BIT R/W, CON34[18], Alta, Karbon-CL, Karbon-CXP, Neon
Controls where the DMA operations are 64-bit or 32-bit.

DMA_64_BIT	Meaning
0	32-bit DMA operations
1	64-bit DMA operations

DMA_CHAINING RW, CON34[19], Alta, Karbon-CL, Karbon-CXP, Neon
This bit determines whether the DMA engine will execute chaining DMA or not.

DMA_CHAINING	Meaning
0	Execute a single DMA operations
1	Execute a chain of DMA operations

DMA_COMMAND R/W, CON34[23..20], Alta, Karbon-CL, Karbon-CXP, Neon
Controls the DMA engine.

DMA_COMMAND	Meaning
0000b to 1110b	Reserved
1111b	Normal DMA operation

DMA_BEN R/W, CON34[27..24], Alta, Karbon-CL, Karbon-CXP, Neon
Future use.

LATCH_CONTROL R/W, CON34[29..28], Alta, Karbon-CL, Karbon-CXP, Neon
Future use.

12.9 CON35 Register

Bit	Name
0	XFR_PER_INT
1	XFR_PER_INT
2	XFR_PER_INT
3	XFR_PER_INT
4	XFR_PER_INT
5	XFR_PER_INT
6	XFR_PER_INT
7	XFR_PER_INT
8	XFR_PER_INT
9	XFR_PER_INT
10	XFR_PER_INT
11	XFR_PER_INT
12	XFR_PER_INT
13	XFR_PER_INT
14	XFR_PER_INT
15	XFR_PER_INT
16	XFR_PER_INT
17	XFR_PER_INT
18	XFR_PER_INT
19	XFR_PER_INT
20	XFR_PER_INT
21	XFR_PER_INT
22	XFR_PER_INT
23	XFR_PER_INT
24	XFR_PER_INT
25	XFR_PER_INT
26	XFR_PER_INT
27	XFR_PER_INT
28	XFR_PER_INT
29	XFR_PER_INT
30	XFR_PER_INT
31	XFR_PER_INT

XFR_PER_INT

R/W, CON35[31..0], Alta, Karbon-CL, Karbon-CXP, Neon

This register controls how often the board issues an EOF interrupt. Every time XFR_PER_INT bytes have been DMAed, the board will emit an interrupt.

12.10 Scatter Gather DMA Instructions

The DMA engine is run by Scatter Gather DMA instructions. These are called “quads” because they generally consist of four words, although the DMA engine only uses three words.. A list of instructions are called a Quad Table or QTAB. Each quad consists of the following entries.

1. Destination address
2. Size of transfer
3. Next quad address.

The following sections document the structure of these quads.

12.11 Destination Address

Bit	Name	Bit	Name
0	Destination Address	32	Destination Address
1	Destination Address	33	Destination Address
2	Destination Address	34	Destination Address
3	Destination Address	35	Destination Address
4	Destination Address	36	Destination Address
5	Destination Address	37	Destination Address
6	Destination Address	38	Destination Address
7	Destination Address	39	Destination Address
8	Destination Address	40	Destination Address
9	Destination Address	41	Destination Address
10	Destination Address	42	Destination Address
11	Destination Address	43	Destination Address
12	Destination Address	44	Destination Address
13	Destination Address	45	Destination Address
14	Destination Address	46	Destination Address
15	Destination Address	47	Destination Address
16	Destination Address	48	Destination Address
17	Destination Address	49	Destination Address
18	Destination Address	50	Destination Address
19	Destination Address	51	Destination Address
20	Destination Address	52	Destination Address
21	Destination Address	53	Destination Address
22	Destination Address	54	Destination Address
23	Destination Address	55	Destination Address
24	Destination Address	56	Destination Address
25	Destination Address	57	Destination Address
26	Destination Address	58	Destination Address
27	Destination Address	59	Destination Address
28	Destination Address	60	Destination Address
29	Destination Address	61	Destination Address
30	Destination Address	62	Destination Address
31	Destination Address	63	Destination Address

12.12 Size of Transfer

Bit	Name
0	Data Size
1	Data Size
2	Data Size
3	Data Size
4	Data Size
5	Data Size
6	Data Size
7	Data Size
8	Data Size
9	Data Size
10	Data Size
11	Data Size
12	Data Size
13	Data Size
14	Data Size
15	Data Size
16	Data Size
17	Data Size
18	Data Size
19	Data Size
20	Data Size
21	Data Size
22	Data Size
23	Data Size
24	Data Size
25	Data Size
26	Data Size
27	Data Size
28	Data Size
29	Data Size
30	Data Size
31	Data Size

12.13 Next Quad Address

Bit	Name	Bit	Name
0	Next Quad Address	32	Next Quad Address
1	Next Quad Address	33	Next Quad Address
2	Next Quad Address	34	Next Quad Address
3	Next Quad Address	35	Next Quad Address
4	Next Quad Address	36	Next Quad Address
5	Next Quad Address	37	Next Quad Address
6	Next Quad Address	38	Next Quad Address
7	Next Quad Address	39	Next Quad Address
8	Next Quad Address	40	Next Quad Address
9	Next Quad Address	41	Next Quad Address
10	Next Quad Address	42	Next Quad Address
11	Next Quad Address	43	Next Quad Address
12	Next Quad Address	44	Next Quad Address
13	Next Quad Address	45	Next Quad Address
14	Next Quad Address	46	Next Quad Address
15	Next Quad Address	47	Next Quad Address
16	Next Quad Address	48	Next Quad Address
17	Next Quad Address	49	Next Quad Address
18	Next Quad Address	50	Next Quad Address
19	Next Quad Address	51	Next Quad Address
20	Next Quad Address	52	Next Quad Address
21	Next Quad Address	53	Next Quad Address
22	Next Quad Address	54	Next Quad Address
23	Next Quad Address	55	Next Quad Address
24	Next Quad Address	56	Next Quad Address
25	Next Quad Address	57	Next Quad Address
26	Next Quad Address	58	Next Quad Address
27	Next Quad Address	59	Next Quad Address
28	Next Quad Address	60	Next Quad Address
29	Next Quad Address	61	Next Quad Address
30	Next Quad Address	62	Next Quad Address
31	Next Quad Address	63	Next Quad Address

Electrical Interfacing

Chapter 13

13.1 Introduction

This chapter describes the electrical interface of the Karbon/Neon/R64. This includes detailed information on the all if the input and output signals. In addition, information is provided on recommend circuits to use when connecting to these signals.

13.2 Trigger

13.2.1 Trigger Input Types

There are four trigger inputs.

TRIGGER_TTL - Single ended TTL level trigger

TRIGGER_DIFF - Differential (LVDS) trigger

TRIGGER_OPTO - Optocoupled trigger

FEN - The FEN signal on the CL1 connector.

The hardware trigger is enabled/disabled by the bit EN_TRIGGER. Only one input at a time is active (the software trigger bit, SW_TRIG, is always active). The active trigger is selected by the bitfield SEL_TRIG. The current level of these inputs can be read from software by reading the bits RD_TRIG_DIFF, RD_TRIG_TTL, RD_TRIG_OPTO and RD_FEN. The unselected triggers will have no effect on the board. However, they can be used as general purpose inputs.

13.2.2 The Optocoupled Trigger

The opto-coupled trigger allows the acquisition circuitry to accept a trigger signal without having a galvanic connection to the trigger source. This is mandatory in some medical and industrial application. The trigger information is passed as a light pulse from an on-board LED that is coupled to a receiving phototransistor. The LED and the phototransistor are in the same package, a Sharp PC3H711. Figure 13-1 shows the electrical diagram of the optocoupled trigger circuit and a suggested circuit for the driver. The LED is driven by an open collector driver. The user must supply his +5V power to the LED. Note that there is no galvanic connection between the user's circuit and the acquisition circuitry.




Figure 13-1 Driver Circuit for Opto-Coupled Trigger

13.3 Encoder

13.3.1 Encoder Input Types

There are three encoder inputs.

ENCODER_TTL - Single ended TTL level encoder

ENCODER_DIFF - Differential (LVDS) encoder

ENCODER_OPTO - Optocoupled encoder

The hardware encoder is enabled/disabled by the bit EN_ENCODER. Only one input at a time is active (the software encoder bit, SW_ENC, is always active). The active encoder is selected by the bitfield SEL_ENC. The current level of these inputs can be read from software by reading the bits RD_ENC_DIFF, RD_ENC_TTL and RD_ENCOPTO. The unselected inputs will have no effect on the board. However, they can be used as general purpose inputs.

13.3.2 The Optocoupled Encoder

The opto-coupled encoder allows the acquisition circuitry to accept an encoder signal without having a galvanic connection to the encoder source. This is mandatory in some medical and industrial application. The encoder information is passed as a light pulse from an on-board LED that is coupled to a receiving phototransistor. The LED and the phototransistor are in the same package, a Sharp PC3H711. Figure 13-2 shows the electrical diagram of the optocoupled encoder circuit and a suggested circuit for the driver. The LED is driven by an open collector driver. The user must supply his +5V power to the LED. Note that there is no galvanic connection between the user's circuit and the acquisition circuitry.




Figure 13-2 Driver Circuit for Opto-Coupled Encoder

13.4 General Purpose Inputs (GPIN)

13.4.1 Introduction

General Purpose Inputs (GPIN) are used to relay the state of an external signal onto the board and ultimately make it available to a software program. In other words, if an external signal connected to a GPIN pin is electrically high, then an associated register will read back one, if the same signal is low, then the bit will read back zero.

There are two different types of GPIN input pins, TTL and differential (LVDS). For each GPIN pin, there is an associated GPIN register. See the pin-out in the mechanical chapter to determine the actual pins each signal resides on.

Each frame grabber family has a slightly different arrangement of GPIN signals. These are enumerated in the following sections.

13.4.2 R64 GPIN Configuration

The R64 has five general purpose inputs. The signal level on each input can be read on the corresponding GPIN bit. The electrical characteristic of these inputs is shown in the following list.

- GPIN0, GPIN1 - Single ended TTL level inputs
- GPIN2, GPIN3, GPIN4 - Differential (LVDS) inputs

13.4.3 Neon-CL GPIN Configuration

The Neon-CL has three general purpose inputs. They are as follows:

- GPIN0, GPIN1 - Single ended TTL level inputs
- GPIN2 - Differential (LVDS) inputs

Note: GPIN3 and GPIN4 are not available on the Neon-CL

13.4.4 Karbon-CL GPIN Configuration

The Karbon-CL has five general purpose inputs. They are only available for reading on VFG0. This means that even though all VFG's have the bit GPIN0 to GPIN4, these will only read back correctly on the first VFG (i.e. VFG0). The configuration of GPIN signals is as follows;

- GPIN0, GPIN1 - Single ended TTL level inputs
- GPIN2, GPIN3, GPIN4 - Differential (LVDS) inputs

13.4.5 Karbon-CXP Input Configuration

The Karbon-CXP has no dedicated GPIN input signals. However, the status of all inputs can be read at any time. This means that any unused inputs can be used as GPIN type signals. For example, if you are not using the Encoder B TTL input, you can read its state at any time using the registers RD_ENCB_TTL. This same principle applies to all the trigger and encoder inputs (A & B).

13.5 General Purpose Outputs (GPOUT)

13.5.1 Introduction

The General Purpose Outputs (GPOUT) are used to control external hardware (e.g. strobes, stages, etc.). Each GPOUT has a pin on the I/O connector. The level on this pin can be controlled either statically via a GPOUT register, or dynamically via one of the on-board signal generators.

There are three different electrical types of GPOUTs: TTL, Differential (LVDS) and Open Collector. Each type is described in more detail below. See the IO connector pin-out tables to determine which signals are on which pins.

Not every frame grabber family has the same number and type of GPOUTs. The specifications for each family are described later in this section.

13.5.2 GPOUT Source Options (CL Only)

The source for each GPOUT bit is controlled by the corresponding GPOUTx_CON bit-field. These are located in CON8. The source for each GPOUT can be programmed independently of the others. Table 13-1 shows the sources for each GPOUT.

Table 13-1 GPOUTx_CON

GPOUTx_CON	GPOUTx Source
0 (000b)	GPOUTx bit
1 (001b)	CT3 from CTAB
2 (010b)	CT2 from CTAB
3 (011b)	CT1 from CTAB
4 (100b)	CT0 from CTAB
5 (101b)	Internally generated clock. Frequency set by CFREQ.
6 (110b)	Free running on board signal generator. Controlled by FREE_RUN_RATE and FREE_RUN_HIGH
7 (111b)	Reserved

13.5.3 R64 GPOUT Configuration

The R64 and R64e model boards have seven general purpose outputs. The electrical characteristic of these outputs is shown in the following list.

GPOUT0, GPOUT1, GPOUT2 - Differential (LVDS) outputs

GPOUT3, GPOUT4 - Single ended TTL level outputs
 GPOUT5, GPOUT6 - Open collector

13.5.4 Neon-CL GPOUT Configuration

The Neon-CL model boards have four general purpose outputs. The electrical characteristic of these outputs is shown in the following list.

GPOUT0 - Differential (LVDS) outputs
 GPOUT3, GPOUT4 - Single ended TTL level outputs
 GPOUT5 - Open collector

Note: GPOUT2, GPOUT3 and GPOUT6 are not available on the Neon-CL.

13.5.5 Karbon-CL GPOUT Configuration

The Karbon-CL model boards have seven general purpose outputs. However, they are divided up between up to four Virtual Frame Grabbers (VFGs). The electrical characteristic of these outputs on each VFG are not the same. Also, different models offer different options. Table 13-2, Table 13-3 and Table 13-4 show the options for each model for each VFG.

Table 13-2 Karbon-CL2-F GPOUTs vs. VFGs

Signal	VFG0
GPOUT0	Differential
GPOUT1	TTL
GPOUT2	Differential
GPOUT3	TTL
GPOUT4	TTL
GPOUT5	Open collector
GPOUT6	Open collector

Table 13-3 Karbon-CL2-D/C:4-F GPOUTs vs. VFGs

Signal	VFG0	VFG1
GPOUT0	Differential	Differential
GPOUT1	TTL	TTL
GPOUT2	Open collector	Open collector
GPOUT3	Differential	Not available

Table 13-4 Karbon-CL4-D GPOUTs vs. VFGs

Signal	VFG0	VFG1	VFG2	VFG3
GPOUT0	Differential	Differential	Differential	Open Collector
GPOUT1	TTL	TTL	Open Collector	Not available

13.5.6 Karbon-CXP GPOUT Configuration

The Karbon-CXP model has a sophisticated I/O subsystem that is described in detail in Section 2.1.

13.5.7 GPOUT Open Collector Drivers

The GPOUT open collector driver circuit can be used in two different ways. The circuit can be used to drive a opto-coupled circuit (see Figure 13-3, default configuration) or the circuit can be used to drive and opto-coupled circuit with galvanic isolation (see Figure 13-4). Jumpers are used to configure the driver circuits. See the Mechanical chapter on where and how the jumpers are used.




Figure 13-3 GPOUT Driving Opto-Coupled Circuit (in Default Configuration)

Figure 13-3 shows how the open collector GPOUT in the factory configuration can drive an opto-coupling device. The user must supply the +5V to this LED and the two systems must have their grounds connected. In this configuration the board and the user's system must have a common electrical ground.




Figure 13-4 GPOUT Driving Opto-Coupled Circuit using Galvanic Isolation

Figure 13-4 shows how the board's open collector GPOUT can drive an user's opto-coupled device configured for galvanic isolation between the board and the user. The power to the user's LED is supplied by the board's 5V through a 220 Ohm resistor. This is achieved by inserting the short in position 1-2 at JP1. The jumper at JP2 is removed. The open collector driver will sink the current from the LED. There is no galvanic connection between the board and the user's circuit. Information is passed from the board to the user as light, transmitted by the LED and received by the photo-transistor.

13.6 Camera Link Controls (CCs)

The Camera Link cable carries four general purpose Camera Control (CC) signals that can be used to control the camera. These are labeled CC1, CC2, CC3, CC4. The source for each CC is controlled by the corresponding CCx_CON bitfield. Table 13-5 illustrates the source for each CCx as a function of its associated CCx_CON bitfield.

Table 13-5 CCx_CON

CCx_CON	CCx Source
0 (000b)	CT0 from CTAB
1 (001b)	CT1 from CTAB
2 (010b)	CT2 from CTAB
3 (011b)	Free running on board signal generator. Controlled by FREE_RUN_RATE and FREE_RUN_HIGH
4 (100b)	Internally generated clock. Frequency set by CFREQ.
5 (101b)	GPIN0's signal level
6 (110b)	Forced low
7 (111b)	Forced high

Specifications

Chapter 14

14.1 Introduction

This chapter describes the general specifications of the Karbon-CXP family. The numerical values for the specifications are listed in Table 14-1. If more information is available for a given specification there will be an entry in the column marked "Details".

Table 14-1 Karbon-CXP Specifications

Specifications	Value	Units	Details
PCIe Compatibility (PCI Express Version)	x8 and x16	Slot size	
Maximum Input CXP Rate	6.25	Gb/S	
Minimum Input CXP Rate	1.25	Gb/S	
Maximum Pixels Per Line (1 tap)	262,144 (256K)	Pixels	Section 14.2
Maximum Lines Per Frame	131,072 (128K)	Lines	Section 14.3
Minimum trigger pulse	600	Nanoseconds	
Minimum encoder pulse	600	Nanoseconds	
Current, CXP2 models (3.3 Volt)	??	Amps	
Current, CXP2 models (12 Volt)	??	Amps	
Current, CXP4 models (3.3 Volt)	??	Amps	
Current, CXP4 models (12 Volt)	??	Amps	
Temperature range	0 to 50	Degrees Celsius	
Humidity	25% to 80%		
Mechanical dimensions	6.8 x 4.2	Inches	
Mechanical dimensions	17.4 x 10.6	Centimeters	
Maximum CXP Power @24 Volts	13	Watts	Per link

14.2 Maximum Pixels Per Line

In most situations, longer line sizes can be accommodated. Please contact BitFlow customer support for more information.

14.3 Maximum Lines Per Frame

This limitation is for area scan cameras. For line scan cameras, the number of lines per frame is essentially unlimited. Please contact BitFlow customer support for more information.

Mechanical

Chapter 15

15.1 Introduction

This chapter describes the mechanical characteristics of the Karbon-CXP. This includes description of all of the connectors on the board and pin-outs for these connectors.

The Karbon-CXP is available in two versions. The KBN-PCE-CXP2, which can accept two CoaXPress links, and the KBN-PCE-CXP4 which can accept four CoaXPress links.

The mechanical layout of the Karbon-CXP2 board is shown in Figure 15-1. The mechanical layout of the Karbon-CXP4 board is shown in Figure 15-2.




Figure 15-1 Karbon-CXP2 Board Layout




Figure 15-2 Karbon-CXP4 Board Layout

15.2 The Karbon-CXP Connectors

There are four connectors on the Karbon-CXP4 main board:

- C1 - CXP connector 1
- C2 - CXP connector 2
- C3 - CXP connector 3
- C4 - CXP connector 4
- P4 - I/O connector

Figure 15-2 shows the locations of these connectors.

There are three connectors on the Karbon-CXP2 auxiliary board:

- C1 - CXP connector 1
- C2 - CXP connector 2
- P4 - I/O connector

Figure 15-1 shows the locations of these connectors.

15.2.1 The CXP Connectors

The CXP connectors are for connecting CoaxPress cameras. Table 15-1 illustrates how to connect the Karbon-CXP4 to various types and numbers of CoaxPress Cameras. Table 15-2 shows the same for the Karbon-CXP2. Also for each camera, the Virtual Frame Grabber (VFG) that the camera will be connected with is shown..

Table 15-1 CXP Connector Configuration, KBN-PCE-CXP4

Camera(s)	C1	C2	C3	C4
Single Link Cameras	Camera 1 - Link1 VFG0	Camera 2 - Link1 VFG1	Camera 3 - Link 1 VFG2	Camera 4 - Link 1 VFG3
Dual Link Cameras	Camera 1 - Link1 VFG0	Camera 1 - Link2 VFG0	Camera 2 - Link 1 VFG2	Camera 2 - Link 2 VFG2
Quad Link Camera	Camera 1 - Link1 VFG0	Camera 1 - Link2 VFG0	Camera 1 - Link 2 VFG0	Camera 1- Link 4 VFG0

Table 15-2 CXP Connector Configuration, KBN-PCE-CXP2

Camera(s)	C1	C2
Single Link Cameras	Camera 1 - Link1 VFG0	Camera 2 - Link1 VFG1
Dual Link Cameras	Camera 1 - Link1 VFG0	Camera 1 - Link2 VFG0

15.2.2 The I/O Connector

The I/O connector, P4, contains a number of general purpose inputs and outputs. The outputs can be used, for example, to control a strobe light or other devices. Some of the inputs have specific functions, for example the Trigger and Encoder, however unused signals can be general purpose and their state can be read by software. These signals are described in detail in the following sections.

15.3 Switches

There is one piano-type switch block on the Karbon-CXP with two switches. These are used to identify individual boards when there is more than one board in a system. The idea is to set the switches differently on each board in the system. The switch settings can be read for each board from software (by reading the SW bitfield). SysReg also shows the switch setting for each board. See Table 15-3 below shows the switch settings and the corresponding value in the SW bitfield.

Table 15-3 Switch Setting

S1	S2	SW register
down	down	0
down	up	1
up	down	2
up	up	3

15.4 LEDs

The Karbon-CXP has 12 LEDs. Table 15-4 Describes the function of these LEDs.

Note: On the KNB-PCE-CXP2, LEDs D13 and D17 are not mounted.

Table 15-4 LEDs

LED Number	Color	Function
D1	Red	General purpose, see LED_RED
D2	Orange	General purpose, see LED_ORANGE
D3	Green	General purpose, see LED_GREEN
D4	Green	FPGA Configured
D5	Green	Selectable VFG0 Status, see SEL_LED
D6	Green	Selectable VFG1 Status, see SEL_LED
D7	Green	Selectable VFG2 Status, see SEL_LED
D8	Green	Selectable VFG3 Status, see SEL_LED
D12	Green	Power applied to CXP Link 1 (C1)
D13	Green	Power applied to CXP Link 2 (C2)
D14	Green	Power applied to CXP Link 3 (C3)
D17	Green	Power applied to CXP Link 4 (C4)

15.5 Button

The Karbon-CXP has a general purpose button that can be routed to many different destinations. The purpose of the button is primarily to help debug I/O problems. It can be used as a trigger, encoder, or I/O that is routed off the board. Please see Section 2.1 for more information on how the button can be routed.

15.6 I/O Connector Pinout for the Karbon-CXP

The pin-out for the I/O Connector (P4) for the Karbon-CXP is illustrated in the Table 15-5.

Note: Signal names start with the Virtual Frame Grabber (VFG) that they are routed to. For example, the signal VFG0_TRIGGER_TTL is wired to VFG0, while VFG2_TRIGGER_TTL is wired to VGF2.

Table 15-5 I/O Connector for the KBN-PCE-CXP4 and KBN-PCE-CXP2

Pin	I/O	Signal	Comment
1	In	VFG0_TRIGGER+	LVDS
2	In	VFG0_TRIGGER-	LVDS
3	In	VFG0_ENCODERA+	LVDS
4	In	VFG0_ENCODERA-	LVDS
5	In	VFG0_ENCODERB+	LVDS
6	In	VFG0_ENCODERB-	LVDS
7	In	VFG1_TRIGGER+	LVDS
8	In	VFG1_TRIGGER-	LVDS
9	In	VFG1_ENCODERA+	LVDS
10	In	VFG1_ENCODERA-	LVDS
11	In	VFG1_ENCODERB+	LVDS
12	In	VFG1_ENCODERB-	LVDS
13	In	VFG2_TRIGGER+	LVDS
14	In	VFG2_TRIGGER-	LVDS
15	In	VFG2_ENCODERA+	LVDS
16	In	VFG2_ENCODERA-	LVDS
17	In	VFG2_ENCODERB+	LVDS
18	In	VFG2_ENCODERB-	LVDS
19	In	VFG3_TRIGGER+	LVDS
20	In	VFG3_TRIGGER-	LVDS
21	In	VFG3_ENCODERA+	LVDS
22	In	VFG3_ENCODERA-	LVDS
23	In	VFG3_ENCODERB+	LVDS
24	In	VFG3_ENCODERB-	LVDS
25		GND	
26	Out	VFG0_CC3+	LVDS
27	Out	VFG0_CC3-	LVDS
28	Out	VFG1_CC3+	LVDS
29	Out	VFG1_CC3-	LVDS
30	Out	VFG2_CC3+	LVDS
31	Out	VFG2_CC3-	LVDS

Table 15-5 I/O Connector for the KBN-PCE-CXP4 and KBN-PCE-CXP2

Pin	I/O	Signal	Comment
32	Out	VFG3_CC3+	LVDS
33	Out	VFG3_CC3-	LVDS
34		GND	
35	In	VFG0_TRIGGER_TTL	TTL
36	In	VFG0_ENCODERA_TTL	TTL
37	In	VFG0_ENCODERB_TTL	TTL
38	In	VFG1_TRIGGER_TTL	TTL
39	In	VFG1_ENCODERA_TTL	TTL
40	In	VFG1_ENCODERB_TTL	TTL
41	In	VFG2_TRIGGER_TTL	TTL
42	In	VFG2_ENCODERA_TTL	TTL
43	In	VFG2_ENCODERB_TTL	TTL
44	In	VFG3_TRIGGER_TTL	TTL
45	In	VFG3_ENCODERA_TTL	TTL
46	In	VFG3_ENCODERB_TTL	TTL
47		Reserved	
48	Out	VFG0_CC3_TTL	TTL
49	Out	VFG0_CC4_TTL	TTL
50	Out	VFG0_CC2_TTL	TTL
51	Out	VFG1_CC3_TTL	TTL
52	Out	VFG1_CC4_TTL	TTL
53	Out	VFG1_CC2_TTL	TTL
54	Out	VFG2_CC3_TTL	TTL
55	Out	VFG2_CC4_TTL	TTL
56	Out	VFG2_CC2_TTL	TTL
57	Out	VFG3_CC3_TTL	TTL
58	Out	VFG3_CC4_TTL	TTL
59	Out	VFG3_CC2_TTL	TTL
60		GND	

Index

Numerics

0_COM_RCV_DATA KCXP-11-18
 0_COM_RCV_FIFO_CLR KCXP-11-16
 0_COM_RCV_FIFO_CNT KCXP-11-16
 0_COM_RCV_FIFO_SIZE KCXP-11-10
 0_COM_SEND_DATA KCXP-11-14
 0_COM_SEND_FIFO_CLR KCXP-11-12
 0_COM_SEND_FIFO_CNT KCXP-11-12
 0_COM_SEND_FIFO_SIZE KCXP-11-10
 0_COM_SEND_GO KCXP-11-12
 0_CRC_ERR_CNT KCXP-11-34
 0_CTL_ACK_RCVD KCXP-11-22
 0_CTL_ACK_RCVD_CM KCXP-11-29
 0_CTL_ACK_RCVD_M KCXP-11-26
 0_CTL_REQ_FIFO_OVF KCXP-11-22
 0_CTL_REQ_FIFO_OVF_CM KCXP-11-29
 0_CTL_REQ_FIFO_OVF_M KCXP-11-26
 0_CTL_RSP_FIFO_OVF KCXP-11-22
 0_CTL_RSP_FIFO_OVF_CM KCXP-11-29
 0_CTL_RSP_FIFO_OVF_M KCXP-11-26
 0_CXP_GPIO_ACK_CNT KCXP-11-38
 0_CXP_GPIO_STATE KCXP-11-38
 0_CXP_TRIG_ACK_CNT KCXP-11-36
 0_CXP_TRIG_STATE KCXP-11-36
 0_GPIO_ACK_RCVD KCXP-11-22
 0_GPIO_ACK_RCVD_CM KCXP-11-29
 0_GPIO_ACK_RCVD_M KCXP-11-26
 0_GPIO_NOMATCH KCXP-11-22
 0_GPIO_NOMATCH_CM KCXP-11-29
 0_GPIO_NOMATCH_M KCXP-11-26
 0_GPIO_RCVD KCXP-11-22
 0_GPIO_RCVD_CM KCXP-11-29
 0_GPIO_RCVD_M KCXP-11-26
 0_IOACK_NOMATCH KCXP-11-23
 0_IOACK_NOMATCH_CM KCXP-11-30
 0_IOACK_NOMATCH_M KCXP-11-27
 0_IOACK_NOMATCH2 KCXP-11-23
 0_IOACK_NOMATCH2_CM KCXP-11-30
 0_IOACK_NOMATCH2_M KCXP-11-27
 0_IOACK_UNEXPECTED_INT KCXP-11-23
 0_IOACK_UNEXPECTED_INT_CM KCXP-11-30
 0_IOACK_UNEXPECTED_INT_M KCXP-11-27
 0_IOACK_UNKNOWN_TYPE KCXP-11-23
 0_IOACK_UNKNOWN_TYPE_CM KCXP-11-30
 0_IOACK_UNKNOWN_TYPE_M KCXP-11-27
 0_LINK_INT_DEST KCXP-11-20
 0_LINK_SPEED KCXP-11-40
 0_OVER_CURRENT KCXP-11-22
 0_OVER_CURRENT_CM KCXP-11-29
 0_OVER_CURRENT_M KCXP-11-26
 0_PKT_DROP_CNT KCXP-11-34
 0_PKT_GNT_CNT KCXP-11-32
 0_PKT_RCVD_CNT KCXP-11-32
 0_POCXP_24V_OK KCXP-11-4
 0_POCXP_CAM_IS_POCXP KCXP-11-3
 0_POCXP_CURRENT KCXP-11-4
 0_POCXP_CURRENT_LATCH KCXP-11-4
 0_POCXP_EN_24V_REG KCXP-11-3
 0_POCXP_EN_CAM_SENSE KCXP-11-3
 0_POCXP_EN_POWER KCXP-11-3
 0_POCXP_OPEN_DETECTED KCXP-11-3
 0_POCXP_OVER_DETECTED KCXP-11-3
 0_POCXP_OVER_LATCH KCXP-11-3
 0_POCXP_OVER_TIMER KCXP-11-6
 0_POCXP_SHORT_DETECTED KCXP-11-3
 0_POCXP_UNDER_DETECTED KCXP-11-4
 0_POCXP_UNDER_LATCH KCXP-11-4
 0_POCXP_UNDER_TIMER KCXP-11-8
 0_RAW_DATA_MODE KCXP-11-44
 0_REMOVE_IDLES KCXP-11-44
 0_SERDERS_SIGNALDETECT KCXP-11-42
 0_SERDES_ALIGNED KCXP-11-42
 0_SERDES_ERROR_CODE KCXP-11-46
 0_SERDES_LOST_ALIGN KCXP-11-24
 0_SERDES_STATE KCXP-11-42
 0_STRM_BAD_CRC KCXP-11-23
 0_STRM_BAD_CRC_CM KCXP-11-30
 0_STRM_BAD_CRC_M KCXP-11-27
 0_STRM_CORNER KCXP-11-24
 0_STRM_NOT_ENOUGH_DAT KCXP-11-23
 0_STRM_NOT_ENOUGH_DAT_CM KCXP-11-30
 0_STRM_NOT_ENOUGH_DAT_M KCXP-11-27
 0_STRM_OVERFLOW KCXP-11-23
 0_STRM_OVERFLOW_CM KCXP-11-30
 0_STRM_OVERFLOW_M KCXP-11-27
 0_STRM_PKT_DROP KCXP-11-23
 0_STRM_PKT_DROP_CM KCXP-11-30
 0_STRM_PKT_DROP_M KCXP-11-27
 0_STRM_TOO_CMUCH_DAT_CM KCXP-11-30

0_STRM_TOO_MUCH_DAT KCXP-11-23
 0_STRM_TOO_MUCH_DAT_M KCXP-11-27
 0_TRIG_ACK_RCVD KCXP-11-22
 0_TRIG_ACK_RCVD_CM KCXP-11-29
 0_TRIG_ACK_RCVD_M KCXP-11-26
 0_TRIG_NOMATCH KCXP-11-23
 0_TRIG_NOMATCH_CM KCXP-11-30
 0_TRIG_NOMATCH_M KCXP-11-27
 0_TRIG_RCVD KCXP-11-22
 0_TRIG_RCVD_CM KCXP-11-29
 0_TRIG_RCVD_M KCXP-11-26
 0_UNDER_CURRENT KCXP-11-22
 0_UNDER_CURRENT_CM KCXP-11-29
 0_UNDER_CURRENT_M KCXP-11-26
 1_COM_RCV_DATA KCXP-11-63
 1_COM_RCV_FIFO_CLR KCXP-11-61
 1_COM_RCV_FIFO_CNT KCXP-11-61
 1_COM_RCV_FIFO_SIZE KCXP-11-55
 1_COM_SEND_DATA KCXP-11-59
 1_COM_SEND_FIFO_CLR KCXP-11-57
 1_COM_SEND_FIFO_CNT KCXP-11-57
 1_COM_SEND_FIFO_SIZE KCXP-11-55
 1_COM_SEND_GO KCXP-11-57
 1_CRC_ERR_CNT KCXP-11-78
 1_CTL_ACK_RCVD KCXP-11-67
 1_CTL_ACK_RCVD_CM KCXP-11-73
 1_CTL_ACK_RCVD_M KCXP-11-70
 1_CTL_REQ_FIFO_OVF KCXP-11-67
 1_CTL_REQ_FIFO_OVF_CM KCXP-11-73
 1_CTL_REQ_FIFO_OVF_M KCXP-11-70
 1_CTL_RSP_FIFO_OVF KCXP-11-67
 1_CTL_RSP_FIFO_OVF_CM KCXP-11-73
 1_CTL_RSP_FIFO_OVF_M KCXP-11-70
 1_CXP_GPIO_ACK_CNT KCXP-11-82
 1_CXP_GPIO_STATE KCXP-11-82
 1_CXP_TRIG_ACK_CNT KCXP-11-80
 1_CXP_TRIG_STATE KCXP-11-80
 1_GPIO_ACK_RCVD KCXP-11-67
 1_GPIO_ACK_RCVD_CM KCXP-11-73
 1_GPIO_ACK_RCVD_M KCXP-11-70
 1_GPIO_NOMATCH KCXP-11-67
 1_GPIO_NOMATCH_CM KCXP-11-73
 1_GPIO_NOMATCH_M KCXP-11-70
 1_GPIO_RCVD KCXP-11-67
 1_GPIO_RCVD_CM KCXP-11-73
 1_GPIO_RCVD_M KCXP-11-70
 1_IOACK_NOMATCH KCXP-11-68
 1_IOACK_NOMATCH_CM KCXP-11-74
 1_IOACK_NOMATCH_M KCXP-11-71
 1_IOACK_NOMATCH2 KCXP-11-68
 1_IOACK_NOMATCH2_CM KCXP-11-74
 1_IOACK_NOMATCH2_M KCXP-11-71
 1_IOACK_UNEXPECTED_INT KCXP-11-68
 1_IOACK_UNEXPECTED_INT_CM KCXP-11-74
 1_IOACK_UNEXPECTED_INT_M KCXP-11-71
 1_IOACK_UNKNOWN_TYPE KCXP-11-68
 1_IOACK_UNKNOWN_TYPE_CM KCXP-11-74
 1_IOACK_UNKNOWN_TYPE_M KCXP-11-71
 1_LINK_INT_DEST KCXP-11-65
 1_LINK_SPEED KCXP-11-84
 1_OVER_CURRENT KCXP-11-67
 1_OVER_CURRENT_CM KCXP-11-73
 1_OVER_CURRENT_M KCXP-11-70
 1_PKT_DROP_CNT KCXP-11-78
 1_PKT_GNT_CNT KCXP-11-76
 1_PKT_RCVD_CNT KCXP-11-76
 1_POCXP_24V_OK KCXP-11-49
 1_POCXP_CAM_IS_POCXP KCXP-11-48
 1_POCXP_CURRENT KCXP-11-49
 1_POCXP_CURRENT_LATCH KCXP-11-49
 1_POCXP_EN_24V_REG KCXP-11-48
 1_POCXP_EN_CAM_SENSE KCXP-11-48
 1_POCXP_EN_POWER KCXP-11-48
 1_POCXP_OPEN_DETECTED KCXP-11-48
 1_POCXP_OVER_DETECTED KCXP-11-48
 1_POCXP_OVER_LATCH KCXP-11-48
 1_POCXP_OVER_TIMER KCXP-11-51
 1_POCXP_SHORT_DETECTED KCXP-11-48
 1_POCXP_UNDER_DETECTED KCXP-11-48
 1_POCXP_UNDER_LATCH KCXP-11-48
 1_POCXP_UNDER_TIMER KCXP-11-53
 1_RAW_DATA_MODE KCXP-11-88
 1_REMOVE_IDLES KCXP-11-88
 1_SERDERS_SIGNALDETECT KCXP-11-86
 1_SERDES_ALIGNED KCXP-11-86
 1_SERDES_ERROR_CODE KCXP-11-90
 1_SERDES_STATE KCXP-11-86
 1_STRM_BAD_CRC KCXP-11-68
 1_STRM_BAD_CRC_CM KCXP-11-74
 1_STRM_BAD_CRC_M KCXP-11-71
 1_STRM_NOT_ENOUGH_DAT KCXP-11-68
 1_STRM_NOT_ENOUGH_DAT_CM KCXP-11-74
 1_STRM_NOT_ENOUGH_DAT_M KCXP-11-71
 1_STRM_OVERFLOW KCXP-11-68
 1_STRM_OVERFLOW_CM KCXP-11-74
 1_STRM_OVERFLOW_M KCXP-11-71
 1_STRM_PKT_DROP KCXP-11-68
 1_STRM_PKT_DROP_CM KCXP-11-74

1_STRM_PKT_DROP_M KCXP-11-71
 1_STRM_TOO_CMUCH_DAT_CM KCXP-11-74
 1_STRM_TOO_MUCH_DAT KCXP-11-68
 1_STRM_TOO_MUCH_DAT_M KCXP-11-71
 1_TRIG_ACK_RCVD KCXP-11-67
 1_TRIG_ACK_RCVD_CM KCXP-11-73
 1_TRIG_ACK_RCVD_M KCXP-11-70
 1_TRIG_NOMATCH KCXP-11-68
 1_TRIG_NOMATCH_CM KCXP-11-74
 1_TRIG_NOMATCH_M KCXP-11-71
 1_TRIG_RCVD KCXP-11-67
 1_TRIG_RCVD_CM KCXP-11-73
 1_TRIG_RCVD_M KCXP-11-70
 1_UNDER_CURRENT KCXP-11-67
 1_UNDER_CURRENT_CM KCXP-11-73
 1_UNDER_CURRENT_M KCXP-11-70
 2_COM_RCV_DATA KCXP-11-107
 2_COM_RCV_FIFO_CLR KCXP-11-105
 2_COM_RCV_FIFO_CNT KCXP-11-105
 2_COM_RCV_FIFO_SIZE KCXP-11-99
 2_COM_SEND_DATA KCXP-11-103
 2_COM_SEND_FIFO_CLR KCXP-11-101
 2_COM_SEND_FIFO_CNT KCXP-11-101
 2_COM_SEND_FIFO_SIZE KCXP-11-99
 2_COM_SEND_GO KCXP-11-101
 2_CRC_ERR_CNT KCXP-11-122
 2_CTL_ACK_RCVD KCXP-11-111
 2_CTL_ACK_RCVD_CM KCXP-11-117
 2_CTL_ACK_RCVD_M KCXP-11-114
 2_CTL_REQ_FIFO_OVF KCXP-11-111
 2_CTL_REQ_FIFO_OVF_CM KCXP-11-117
 2_CTL_REQ_FIFO_OVF_M KCXP-11-114
 2_CTL_RSP_FIFO_OVF KCXP-11-111
 2_CTL_RSP_FIFO_OVF_CM KCXP-11-117
 2_CTL_RSP_FIFO_OVF_M KCXP-11-114
 2_CXP_GPIO_ACK_CNT KCXP-11-126
 2_CXP_GPIO_STATE KCXP-11-126
 2_CXP_TRIG_ACK_CNT KCXP-11-124
 2_CXP_TRIG_STATE KCXP-11-124
 2_GPIO_ACK_RCVD KCXP-11-111
 2_GPIO_ACK_RCVD_CM KCXP-11-117
 2_GPIO_ACK_RCVD_M KCXP-11-114
 2_GPIO_NOMATCH KCXP-11-111
 2_GPIO_NOMATCH_CM KCXP-11-117
 2_GPIO_NOMATCH_M KCXP-11-114
 2_GPIO_RCVD KCXP-11-111
 2_GPIO_RCVD_CM KCXP-11-117
 2_GPIO_RCVD_M KCXP-11-114
 2_IOACK_NOMATCH KCXP-11-112
 2_IOACK_NOMATCH_CM KCXP-11-118
 2_IOACK_NOMATCH_M KCXP-11-115
 2_IOACK_NOMATCH2 KCXP-11-112
 2_IOACK_NOMATCH2_CM KCXP-11-118
 2_IOACK_NOMATCH2_M KCXP-11-115
 2_IOACK_UNEXPECTED_INT KCXP-11-112
 2_IOACK_UNEXPECTED_INT_CM KCXP-11-118
 2_IOACK_UNEXPECTED_INT_M KCXP-11-115
 2_IOACK_UNKNOWN_TYPE KCXP-11-112
 2_IOACK_UNKNOWN_TYPE_CM KCXP-11-118
 2_IOACK_UNKNOWN_TYPE_M KCXP-11-115
 2_LINK_INT_DEST KCXP-11-109
 2_LINK_SPEED KCXP-11-128
 2_OVER_CURRENT KCXP-11-111
 2_OVER_CURRENT_CM KCXP-11-117
 2_OVER_CURRENT_M KCXP-11-114
 2_PKT_DROP_CNT KCXP-11-122
 2_PKT_GNT_CNT KCXP-11-120
 2_PKT_RCVD_CNT KCXP-11-120
 2_POCXP_24V_OK KCXP-11-93
 2_POCXP_CAM_IS_POCXP KCXP-11-92
 2_POCXP_CURRENT KCXP-11-93
 2_POCXP_CURRENT_LATCH KCXP-11-93
 2_POCXP_EN_24V_REG KCXP-11-92
 2_POCXP_EN_CAM_SENSE KCXP-11-92
 2_POCXP_EN_POWER KCXP-11-92
 2_POCXP_OPEN_DETECTED KCXP-11-92
 2_POCXP_OVER_DETECTED KCXP-11-92
 2_POCXP_OVER_LATCH KCXP-11-92
 2_POCXP_OVER_TIMER KCXP-11-95
 2_POCXP_SHORT_DETECTED KCXP-11-92
 2_POCXP_UNDER_DETECTED KCXP-11-92
 2_POCXP_UNDER_LATCH KCXP-11-92
 2_POCXP_UNDER_TIMER KCXP-11-97
 2_RAW_DATA_MODE KCXP-11-132
 2_REMOVE_IDLES KCXP-11-132
 2_SERDERS_SIGNALDETECT KCXP-11-130
 2_SERDES_ALIGNED KCXP-11-130
 2_SERDES_ERROR_CODE KCXP-11-134
 2_SERDES_STATE KCXP-11-130
 2_STRM_BAD_CRC KCXP-11-112
 2_STRM_BAD_CRC_CM KCXP-11-118
 2_STRM_BAD_CRC_M KCXP-11-115
 2_STRM_NOT_ENOUGH_DAT KCXP-11-112
 2_STRM_NOT_ENOUGH_DAT_CM KCXP-11-118
 2_STRM_NOT_ENOUGH_DAT_M KCXP-11-115
 2_STRM_OVERFLOW KCXP-11-112

2_STRM_OVERFLOW_CM KCXP-11-118
 2_STRM_OVERFLOW_M KCXP-11-115
 2_STRM_PKT_DROP KCXP-11-112
 2_STRM_PKT_DROP_CM KCXP-11-118
 2_STRM_PKT_DROP_M KCXP-11-115
 2_STRM_TOO_CMUCH_DAT_CM KCXP-11-118
 2_STRM_TOO_MUCH_DAT KCXP-11-112
 2_STRM_TOO_MUCH_DAT_M KCXP-11-115
 2_TRIG_ACK_RCVD KCXP-11-111
 2_TRIG_ACK_RCVD_CM KCXP-11-117
 2_TRIG_ACK_RCVD_M KCXP-11-114
 2_TRIG_NOMATCH KCXP-11-112
 2_TRIG_NOMATCH_CM KCXP-11-118
 2_TRIG_NOMATCH_M KCXP-11-115
 2_TRIG_RCVD KCXP-11-111
 2_TRIG_RCVD_CM KCXP-11-117
 2_TRIG_RCVD_M KCXP-11-114
 2_UNDER_CURRENT KCXP-11-111
 2_UNDER_CURRENT_CM KCXP-11-117
 2_UNDER_CURRENT_M KCXP-11-114
 3_COM_RCV_DATA KCXP-11-151
 3_COM_RCV_FIFO_CLR KCXP-11-149
 3_COM_RCV_FIFO_CNT KCXP-11-149
 3_COM_RCV_FIFO_SIZE KCXP-11-143
 3_COM_SEND_DATA KCXP-11-147
 3_COM_SEND_FIFO_CLR KCXP-11-145
 3_COM_SEND_FIFO_CNT KCXP-11-145
 3_COM_SEND_FIFO_SIZE KCXP-11-143
 3_COM_SEND_GO KCXP-11-145
 3_CRC_ERR_CNT KCXP-11-166
 3_CTL_ACK_RCVD KCXP-11-155
 3_CTL_ACK_RCVD_CM KCXP-11-161
 3_CTL_ACK_RCVD_M KCXP-11-158
 3_CTL_REQ_FIFO_OVF KCXP-11-155
 3_CTL_REQ_FIFO_OVF_CM KCXP-11-161
 3_CTL_REQ_FIFO_OVF_M KCXP-11-158
 3_CTL_RSP_FIFO_OVF KCXP-11-155
 3_CTL_RSP_FIFO_OVF_CM KCXP-11-161
 3_CTL_RSP_FIFO_OVF_M KCXP-11-158
 3_CXP_GPIO_ACK_CNT KCXP-11-170
 3_CXP_GPIO_STATE KCXP-11-170
 3_CXP_TRIG_ACK_CNT KCXP-11-168
 3_CXP_TRIG_STATE KCXP-11-168
 3_GPIO_ACK_RCVD KCXP-11-155
 3_GPIO_ACK_RCVD_CM KCXP-11-161
 3_GPIO_ACK_RCVD_M KCXP-11-158
 3_GPIO_NOMATCH KCXP-11-155
 3_GPIO_NOMATCH_CM KCXP-11-161
 3_GPIO_NOMATCH_M KCXP-11-158
 3_GPIO_RCVD KCXP-11-155
 3_GPIO_RCVD_CM KCXP-11-161
 3_GPIO_RCVD_M KCXP-11-158
 3_IOACK_NOMATCH KCXP-11-156
 3_IOACK_NOMATCH_CM KCXP-11-162
 3_IOACK_NOMATCH_M KCXP-11-159
 3_IOACK_NOMATCH2 KCXP-11-156
 3_IOACK_NOMATCH2_CM KCXP-11-162
 3_IOACK_NOMATCH2_M KCXP-11-159
 3_IOACK_UNEXPECTED_INT KCXP-11-156
 3_IOACK_UNEXPECTED_INT_CM KCXP-11-162
 3_IOACK_UNEXPECTED_INT_M KCXP-11-159
 3_IOACK_UNKNOWN_TYPE KCXP-11-156
 3_IOACK_UNKNOWN_TYPE_CM KCXP-11-162
 3_IOACK_UNKNOWN_TYPE_M KCXP-11-159
 3_LINK_INT_DEST KCXP-11-153
 3_LINK_SPEED KCXP-11-172
 3_OVER_CURRENT KCXP-11-155
 3_OVER_CURRENT_CM KCXP-11-161
 3_OVER_CURRENT_M KCXP-11-158
 3_PKT_DROP_CNT KCXP-11-166
 3_PKT_GNT_CNT KCXP-11-164
 3_PKT_RCVD_CNT KCXP-11-164
 3_POCXP_24V_OK KCXP-11-137
 3_POCXP_CAM_IS_POCXP KCXP-11-136
 3_POCXP_CURRENT KCXP-11-137
 3_POCXP_CURRENT_LATCH KCXP-11-137
 3_POCXP_EN_24V_REG KCXP-11-136
 3_POCXP_EN_CAM_SENSE KCXP-11-136
 3_POCXP_EN_POWER KCXP-11-136
 3_POCXP_OPEN_DETECTED KCXP-11-136
 3_POCXP_OVER_DETECTED KCXP-11-136
 3_POCXP_OVER_LATCH KCXP-11-136
 3_POCXP_OVER_TIMER KCXP-11-139
 3_POCXP_SHORT_DETECTED KCXP-11-136
 3_POCXP_UNDER_DETECTED KCXP-11-136
 3_POCXP_UNDER_LATCH KCXP-11-136
 3_POCXP_UNDER_TIMER KCXP-11-141
 3_RAW_DATA_MODE KCXP-11-176
 3_REMOVE_IDLES KCXP-11-176
 3_SERDERS_SIGNALDETECT KCXP-11-174
 3_SERDES_ALIGNED KCXP-11-174
 3_SERDES_ERROR_CODE KCXP-11-178
 3_SERDES_STATE KCXP-11-174
 3_STRM_BAD_CRC KCXP-11-156
 3_STRM_BAD_CRC_CM KCXP-11-162
 3_STRM_BAD_CRC_M KCXP-11-159
 3_STRM_NOT_ENOUGH_DAT KCXP-11-156

3_STRM_NOT_ENOUGH_DAT_CM KCXP-11-162
 3_STRM_NOT_ENOUGH_DAT_M KCXP-11-159
 3_STRM_OVERFLOW KCXP-11-156
 3_STRM_OVERFLOW_CM KCXP-11-162
 3_STRM_OVERFLOW_M KCXP-11-159
 3_STRM_PKT_DROP KCXP-11-156
 3_STRM_PKT_DROP_CM KCXP-11-162
 3_STRM_PKT_DROP_M KCXP-11-159
 3_STRM_TOO_CMUCH_DAT_CM KCXP-11-162
 3_STRM_TOO_MUCH_DAT KCXP-11-156
 3_STRM_TOO_MUCH_DAT_M KCXP-11-159
 3_TRIG_ACK_RCVD KCXP-11-155
 3_TRIG_ACK_RCVD_CM KCXP-11-161
 3_TRIG_ACK_RCVD_M KCXP-11-158
 3_TRIG_NOMATCH KCXP-11-156
 3_TRIG_NOMATCH_CM KCXP-11-162
 3_TRIG_NOMATCH_M KCXP-11-159
 3_TRIG_RCVD KCXP-11-155
 3_TRIG_RCVD_CM KCXP-11-161
 3_TRIG_RCVD_M KCXP-11-158
 3_UNDER_CURRENT KCXP-11-155
 3_UNDER_CURRENT_CM KCXP-11-161
 3_UNDER_CURRENT_M KCXP-11-158

A

ABORT_CON KCXP-9-10
 ACPL KCXP-9-53
 ACPL_MUL KCXP-9-51
 ACQ_CON KCXP-9-11
 ACQ_IV KCXP-9-113
 ACQ_SAFETY KCXP-9-11
 ACTIVE KCXP-11-192
 AFE_PORT_ACCESS KCXP-9-107
 AFE_PORT_ADDR KCXP-9-107
 AFE_PORT_BUSY KCXP-9-109
 AFE_PORT_DATA KCXP-9-109
 AFE_PORT_ERROR KCXP-9-109
 AFE_PORT_RESET KCXP-9-109
 AFE_PORT_WRITE KCXP-9-107
 AFPDF KCXP-9-46
 ALAST_ADD KCXP-9-57
 ALPF KCXP-9-76
 AQ_COUNT KCXP-9-40
 AQCMD KCXP-9-22
 AQSTAT KCXP-9-22, KCXP-12-15

B

BAYER_BIT_DEPTH KCXP-9-84
 BITFIELDNAME KCXP-9-2
 BLAST_ADD KCXP-9-57
 BLUE_GAIN KCXP-9-83
 Button KCXP-15-7
 BUTTONS KCXP-9-63

C

CALC_BANK KCXP-9-50
 Camera Link Controls (CCs) KCXP-13-13
 CC_SYNC KCXP-9-35
 CC1_CON KCXP-9-18
 CC2_CON KCXP-9-18
 CC3_CON KCXP-9-19
 CC4_CON KCXP-9-19
 CFGCLOCK KCXP-9-5
 CFGDATA KCXP-9-5
 CFGDONE KCXP-9-5
 CFGEN KCXP-9-5
 CFGSTATUS KCXP-9-5
 CFREQ KCXP-9-6
 CHAIN_DATA_SIZE_HI KCXP-12-9
 CHAIN_DATA_SIZE_LO KCXP-12-7
 CHAIN_DATA_TOGO_HI KCXP-12-13
 CHAIN_DATA_TOGO_LO KCXP-12-11
 CL_DISABLE KCXP-9-28
 CLAST_ADD KCXP-9-59
 CLIP KCXP-9-50
 CMDWRITE KCXP-9-20
 CoaXPress KCXP-1-1
 CoaXPress Power KCXP-1-7
 CON0 KCXP-9-4
 CON1 KCXP-9-8
 CON10 KCXP-9-52
 CON104 KCXP-11-2
 CON105 KCXP-11-5
 CON106 KCXP-11-7
 CON107 KCXP-11-9
 CON108 KCXP-11-11
 CON109 KCXP-11-13
 CON11 KCXP-9-56
 CON110 KCXP-11-15
 CON111 KCXP-11-17
 CON115 KCXP-11-19
 CON116 KCXP-11-21
 CON117 KCXP-11-25
 CON118 KCXP-11-28

CON12 KCXP-9-58
CON120 KCXP-11-31
CON121 KCXP-11-33
CON122 KCXP-11-35
CON123 KCXP-11-37
CON126 KCXP-11-39
CON127 KCXP-11-41
CON128 KCXP-11-43
CON13 KCXP-9-60
CON131 KCXP-11-45
CON136 KCXP-11-47
CON137 KCXP-11-50
CON138 KCXP-11-52
CON139 KCXP-11-54
CON14 KCXP-9-62
CON140 KCXP-11-56
CON141 KCXP-11-58
CON142 KCXP-11-60
CON143 KCXP-11-62
CON147 KCXP-11-64
CON148 KCXP-11-66
CON149 KCXP-11-69
CON15 KCXP-5-6, KCXP-9-66
CON150 KCXP-11-72
CON152 KCXP-11-75
CON153 KCXP-11-77
CON154 KCXP-11-79
CON155 KCXP-11-81
CON158 KCXP-11-83
CON159 KCXP-11-85
CON16 KCXP-5-10, KCXP-9-70
CON160 KCXP-11-87
CON163 KCXP-11-89
CON168 KCXP-11-91
CON169 KCXP-11-94
CON17 KCXP-9-73
CON170 KCXP-11-96
CON171 KCXP-11-98
CON172 KCXP-11-100
CON173 KCXP-11-102
CON174 KCXP-11-104
CON175 KCXP-11-106
CON179 KCXP-11-108
CON18 KCXP-9-75
CON180 KCXP-11-110
CON181 KCXP-11-113
CON182 KCXP-11-116
CON184 KCXP-11-119
CON185 KCXP-11-121
CON186 KCXP-11-123
CON187 KCXP-11-125
CON19 KCXP-9-77
CON190 KCXP-11-127
CON191 KCXP-11-129
CON192 KCXP-11-131
CON195 KCXP-11-133
CON2 KCXP-9-15
CON20 KCXP-9-79
CON200 KCXP-11-135
CON201 KCXP-11-138
CON202 KCXP-11-140
CON203 KCXP-11-142
CON204 KCXP-11-144
CON205 KCXP-11-146
CON206 KCXP-11-148
CON207 KCXP-11-150
CON21 KCXP-9-82
CON211 KCXP-11-152
CON212 KCXP-11-154
CON213 KCXP-11-157
CON214 KCXP-11-160
CON216 KCXP-11-163
CON217 KCXP-11-165
CON218 KCXP-11-167
CON219 KCXP-11-169
CON22 KCXP-5-12, KCXP-9-85
CON222 KCXP-11-171
CON223 KCXP-11-173
CON224 KCXP-11-175
CON227 KCXP-11-177
CON23 KCXP-9-87
CON24 KCXP-9-89
CON25 KCXP-9-93
CON26 KCXP-9-95
CON27 KCXP-9-97
CON28 KCXP-12-2
CON29 KCXP-12-4
CON3 KCXP-9-21
CON30 KCXP-12-6
CON31 KCXP-12-8
CON32 KCXP-12-10
CON33 KCXP-12-12
CON34 KCXP-12-14
CON35 KCXP-12-17
CON356 KCXP-11-179
CON357 KCXP-11-181
CON358 KCXP-11-183
CON36 KCXP-9-99
CON360 KCXP-11-185
CON361 KCXP-11-187

CON363 KCXP-11-189
 CON37 KCXP-9-101
 CON372 KCXP-11-191
 CON38 KCXP-9-103
 CON4 KCXP-9-24
 CON40 KCXP-9-106
 CON41 KCXP-9-108
 CON42 KCXP-9-110
 CON43 KCXP-9-116
 CON44 KCXP-9-118
 CON5 KCXP-9-31
 CON51 KCXP-5-14, KCXP-9-120
 CON6 KCXP-9-37
 CON60 KCXP-10-2
 CON61 KCXP-10-4
 CON62 KCXP-10-6
 CON63 KCXP-10-10
 CON64 KCXP-10-15
 CON7 KCXP-9-39
 CON8 KCXP-9-42
 CON9 KCXP-9-48
 CPLD_MODE KCXP-9-7
 CTAB_INT_CON KCXP-9-88
 CTABHOLD KCXP-9-17
 CXP_OUT_TABLE_EN KCXP-11-190
 CXP_OUT_TABLE_EVEN KCXP-11-190
 CXP_OUT_TABLE_LPC KCXP-11-190
 CXP_OUT_TABLE_ODD KCXP-11-190

D

DECODER_OUTPUT KCXP-9-83
 DECODER_PHASE KCXP-9-84
 DELAY KCXP-9-64
 DELAY_TAP1 KCXP-9-94
 DELAY_TAP1_SEL KCXP-9-94
 DISABLE_PKT_TAG_CHK KCXP-11-192
 DISPLAY KCXP-9-49
 DLAST_ADD KCXP-9-59
 DMA_64_BIT KCXP-12-16
 DMA_AUTO_START KCXP-12-15
 DMA_BEN KCXP-12-16
 DMA_BUSY KCXP-9-30
 DMA_CHAINING KCXP-12-16
 DMA_COMMAND KCXP-12-16
 DMA_DIRECTION KCXP-12-15
 DMA_DONE KCXP-12-15
 DMA_INIT_FUNC KCXP-12-15
 DMA_NO_RULE KCXP-12-15
 DMA_PRIORITY KCXP-12-16

DMA_STATUS KCXP-12-15
 DPM_SIZE KCXP-9-88
 DPM_SPLIT KCXP-9-65
 DPM_WP KCXP-9-57
 DWNLD_MODE KCXP-9-102

E

EN_ENCA KCXP-10-8
 EN_ENCB KCXP-10-8
 EN_ENCODER KCXP-9-36
 EN_TRIG KCXP-10-8
 EN_TRIGGER KCXP-9-35
 ENC_DIV KCXP-9-38
 ENC_DIV_FCLK_SEL KCXP-9-72
 ENC_DIV_FORCE_DC KCXP-9-71
 ENC_DIV_M KCXP-9-38
 ENC_DIV_N KCXP-9-78
 ENC_DIV_OPEN_LOOP KCXP-9-72
 ENCA_POL KCXP-10-18
 ENCB_POL KCXP-10-18
 Encoder KCXP-13-4
 Encoder Divider KCXP-6-1
 ENCPOL KCXP-9-33
 ENINT_CTAB KCXP-9-25
 ENINT_CXP KCXP-10-3
 ENINT_EOF KCXP-9-34
 ENINT_HW KCXP-9-25
 ENINT_OVSTEP KCXP-9-25
 ENINT_QUAD KCXP-9-26
 ENINT_SER KCXP-9-26
 ENINT_TRIG KCXP-9-25
 EOF_IN_AQ KCXP-9-26

F

FACTIVE KCXP-9-22
 FCOUNT KCXP-9-22
 FEN_SEL KCXP-9-113
 FENCOUNT KCXP-9-29
 FENPOL KCXP-9-63
 FI KCXP-9-111
 FI_POL KCXP-9-112, KCXP-9-115
 FIFO_EQS KCXP-9-80
 FIRST_FI KCXP-9-111
 FIRST_QUAD_PTR_HI KCXP-12-5
 FIRST_QUAD_PTR_LO KCXP-12-3
 FLASH_ADDR KCXP-9-98
 FLASH_BE KCXP-9-98
 FLASH_CE KCXP-9-98

FLASH_DATA KCXP-9-86
 FLASH_OE KCXP-9-98
 FLASH_RST KCXP-9-98
 FLASH_WE KCXP-9-98
 FLASH_WP KCXP-9-98
 FORCE_8BIT KCXP-9-55
 FORMAT KCXP-9-53
 FREEZE_CON KCXP-9-11
 FW_7MHZ KCXP-9-5
 FW_BUILD_DAY KCXP-11-180
 FW_BUILD_HOUR KCXP-11-182
 FW_BUILD_MIN KCXP-11-182
 FW_BUILD_MONTH KCXP-11-180
 FW_BUILD_YEAR KCXP-11-180
 FW_SEL KCXP-9-7
 FW_TYPE KCXP-9-49

G

GEN_H_LOW KCXP-9-117, KCXP-9-119
 GEN_H_PERIOD KCXP-9-117
 GEN_IV KCXP-9-114
 GEN_ONESHOT KCXP-9-40
 GEN_V_PERIOD KCXP-9-119
 General Purpose Inputs (GPIN) KCXP-13-6
 General Purpose Outputs (GPOUT) KCXP-13-8
 GPIN0 KCXP-9-23
 GPIN1 KCXP-9-23
 GPIN2 KCXP-9-23
 GPIN3 KCXP-9-23
 GPIN4 KCXP-9-23
 GPOUT0 KCXP-9-27, KCXP-10-18
 GPOUT0_CON KCXP-9-43
 GPOUT1 KCXP-9-27, KCXP-10-18
 GPOUT1_CON KCXP-9-43
 GPOUT10 KCXP-10-19
 GPOUT11 KCXP-10-19
 GPOUT2 KCXP-9-27, KCXP-10-18
 GPOUT2_CON KCXP-9-44
 GPOUT3 KCXP-9-27, KCXP-10-18
 GPOUT3_CON KCXP-9-44
 GPOUT4 KCXP-9-27, KCXP-10-18
 GPOUT4_CON KCXP-9-45
 GPOUT5 KCXP-9-27, KCXP-10-18
 GPOUT5_CON KCXP-9-45
 GPOUT6 KCXP-9-27, KCXP-10-19
 GPOUT6_CON KCXP-9-46
 GPOUT7 KCXP-10-19
 GPOUT8 KCXP-10-19
 GPOUT9 KCXP-10-19

GREEN_GAIN KCXP-9-83

H

HAW_START KCXP-9-30
 HCNT_LD KCXP-9-16
 HCNT_RLS_STK KCXP-9-17
 HCNT_RLS_ZERO KCXP-9-16
 HCNT_RST KCXP-9-16
 HCOUNT KCXP-9-38
 HD_SEL KCXP-9-113
 Horizontal Control Table Size KCXP-3-20

I

I/O Connector Pinout the Karbon-CXP KCXP-15-8
 INT_ANY KCXP-9-26, KCXP-9-27
 INT_CTAB KCXP-9-12
 INT_CXP KCXP-10-3
 INT_EOF KCXP-9-34
 INT_HW KCXP-9-12
 INT_OVSTEP KCXP-9-12
 INT_QUAD KCXP-9-13
 INT_SER KCXP-9-13
 INT_TRIG KCXP-9-13
 INT_TRIGCON KCXP-9-14

L

L_CLKCON KCXP-9-6
 LAL KCXP-9-38
 LATCH_CONTROL KCXP-12-16
 LCOUNT KCXP-9-29
 LED_GREEN KCXP-10-19
 LED_ORANGE KCXP-10-19
 LED_RED KCXP-10-19
 LEDs KCXP-15-6
 LENPOL KCXP-9-63
 LINES_PER_INT KCXP-9-88
 LINES_TOGO KCXP-9-78
 LINK_0_ORDER KCXP-11-188
 LINK_1_ORDER KCXP-11-188
 LINK_2_ORDER KCXP-11-188
 LINK_3_ORDER KCXP-11-188
 LUT_BANK KCXP-9-91
 LUT_DATA_WRITE_SEL KCXP-9-91
 LUT_HOST_ACCESS KCXP-9-92
 LUT_HOST_ADDR KCXP-9-90
 LUT_HOST_DATA KCXP-9-90

LUT_HOST_LANE KCXP-9-91
 LUT_ON KCXP-9-90
 LUT_WEN KCXP-9-91

M

MEM_ADDR_LO KCXP-9-100, KCXP-9-102
 MEM_CS KCXP-9-102
 MEM_DATA KCXP-9-102
 MEM_WRITE KCXP-9-102
 MID KCXP-9-114
 MUX_REV KCXP-9-49

N

New Timing Generator KCXP-4-1
 NEXT_LINK KCXP-11-192
 NO_RULE KCXP-9-12
 NO_VB_WAIT KCXP-9-10
 NTG KCXP-4-1
 NTG_EXPOSURE KCXP-9-96
 NTG_INVERT KCXP-9-76
 NTG_ONESHOT KCXP-9-74
 NTG_RATE KCXP-9-74
 NTG_RESET KCXP-9-96
 NTG_SLAVE KCXP-9-96
 NTG_TIME_MODE KCXP-9-76
 NTG_TO_ENC KCXP-9-40
 NTG_TO_TRIG KCXP-9-41
 NTG_TRIG_MODE KCXP-9-74
 NUM_LINKS_NEEDED KCXP-11-186

O

OVS KCXP-9-28

P

PCOUNT KCXP-9-29
 PFG_RESET KCXP-11-184
 PIX_DEPTH KCXP-9-55
 PKT_GNT_CNT KCXP-11-192
 POCL_CLK_DETECTED KCXP-9-105
 POCL_CLOCK_WAIT KCXP-9-104
 POCL_DETECTED KCXP-9-105
 POCL_EN KCXP-9-5
 POCL_EN_POWER KCXP-9-104
 POCL_GND_ON KCXP-9-104
 POCL_SENSE KCXP-9-104
 POP_TOSS KCXP-9-29
 PUMP_OFF KCXP-9-29

Q

QENC_AQ_DIR KCXP-5-7, KCXP-9-67
 QENC_COUNT KCXP-5-15, KCXP-9-121
 QENC_DECODE KCXP-5-7, KCXP-9-67
 QENC_DIR KCXP-5-15, KCXP-9-121
 QENC_DUAL_PHASE KCXP-5-8, KCXP-9-68
 QENC_INTRVL_IN KCXP-5-15, KCXP-9-121
 QENC_INTRVL_LL KCXP-5-7, KCXP-9-67
 QENC_INTRVL_MODE KCXP-5-7, KCXP-9-67
 QENC_INTRVL_UL KCXP-5-11, KCXP-9-71
 QENC_NEW_LINES KCXP-5-16, KCXP-9-122
 QENC_NO_REAQ KCXP-5-7, KCXP-9-67
 QENC_PHASEA KCXP-5-15, KCXP-9-121
 QENC_PHASEB KCXP-5-15, KCXP-9-121
 QENC_REAQ_MODE KCXP-5-11, KCXP-9-71
 QENC_RESET KCXP-5-9, KCXP-9-69
 QENC_RESET_REAQ KCXP-5-11, KCXP-9-71
 QTAB KCXP-12-19
 QTBSRC KCXP-9-20
 Quad Table KCXP-12-19

R

R/W KCXP-9-3
 RD_BOX_IN_DIF KCXP-10-3
 RD_BOX_IN_OPTO KCXP-10-5
 RD_BOX_IN_TTL KCXP-10-3
 RD_BUTTON KCXP-10-8
 RD_CXP_IO_IN KCXP-10-8
 RD_CXP_IO_OUT KCXP-10-5
 RD_CXP_TRIG_IN KCXP-10-8
 RD_CXP_TRIG_OUT KCXP-10-5
 RD_ENC_DIFF KCXP-9-34, KCXP-9-35
 RD_ENC_OPTO KCXP-9-34
 RD_ENC_TTL KCXP-9-34
 RD_ENCA_DIF KCXP-10-7
 RD_ENCA_SELECTED KCXP-10-9
 RD_ENCA_SW KCXP-10-7
 RD_ENCA_TTL KCXP-10-7
 RD_ENCA_VFG0 KCXP-10-7
 RD_ENCB_DIF KCXP-10-8
 RD_ENCB_SELECTED KCXP-10-8
 RD_ENCB_SW KCXP-10-8
 RD_ENCB_TTL KCXP-10-7
 RD_ENCB_VFG0 KCXP-10-8
 RD_HD KCXP-9-111
 RD_SCAN_STEP KCXP-10-7
 RD_SW_TRIG KCXP-10-7
 RD_TRIG_DIF KCXP-10-7

RD_TRIG_DIFF KCXP-9-33
 RD_TRIG_OPTO KCXP-9-34
 RD_TRIG_SELECTED KCXP-10-9
 RD_TRIG_TTL KCXP-9-33, KCXP-10-7
 RD_TRIG_VFG0 KCXP-10-7
 RD_VD KCXP-9-112
 RD_WEN KCXP-9-111
 REG_GAIN KCXP-9-83
 RELOAD_FPGA KCXP-9-7
 REV_DCC KCXP-9-22
 RLE_LOAD_H KCXP-9-46
 RLE_LOAD_V KCXP-9-47
 RO KCXP-9-3
 RST_CALC_BANK KCXP-9-50
 RST_DPM_ADDR KCXP-9-17
 RST_HVCOUNT KCXP-9-17
 RST_OVS KCXP-9-28
 RST_SER KCXP-9-28

S

SCAN_STEP KCXP-5-13, KCXP-9-86
 SCAN_STEP_TRIG KCXP-5-8, KCXP-9-68
 SEL_BOX_OUT_DIF KCXP-10-17
 SEL_BOX_OUT_OPTO KCXP-10-17
 SEL_BOX_OUT_TTL KCXP-10-17
 SEL_CC1 KCXP-10-13
 SEL_CC2 KCXP-10-13
 SEL_CC3 KCXP-10-16
 SEL_CC4 KCXP-10-16
 SEL_ENCA KCXP-10-11
 SEL_ENCB KCXP-10-12
 SEL_LED KCXP-10-14
 SEL_REG_GEN KCXP-9-40
 SEL_TRIG KCXP-9-32, KCXP-10-11
 SEL_UCLK_7MHZ KCXP-9-6
 SELENC KCXP-9-33
 SHIFT_DISP KCXP-9-80
 SHIFT_DSP_LEFT KCXP-9-81
 SHIFT_DSP_SELECT KCXP-9-80
 SHIFT_RAW KCXP-9-63
 SHIFT_RAW_LEFT KCXP-9-64
 SHORT_FRAME KCXP-9-50
 SOE KCXP-9-112
 Specifications KCXP-14-1
 SW KCXP-9-23
 SW_ENC KCXP-9-33
 SW_ENCA KCXP-10-3
 SW_ENCB KCXP-10-3
 SW_RESET KCXP-9-63

SW_TRIG KCXP-9-32, KCXP-10-3
 SWAP KCXP-9-64
 SWAP_LINES KCXP-9-112
 Switches KCXP-15-5

T

TAG_BANK KCXP-9-40
 TOP_REV KCXP-9-76
 TRIG_QUALIFIED KCXP-9-38
 Trigger KCXP-13-2
 TRIGGER_DELAY KCXP-9-34
 TRIGPOL KCXP-9-32, KCXP-10-17
 TRIM KCXP-9-49

U

UART_CON KCXP-9-65
 UART_MASTER KCXP-9-57
 UNEXP_PKT_TAG_CNT KCXP-11-192

V

VAW_START KCXP-9-30
 VCNT_LD KCXP-9-10
 VCNT_RLS_STK KCXP-9-10
 VCNT_RLS_ZERO KCXP-9-9
 VCNT_RST KCXP-9-9
 VCOUNT KCXP-9-38
 VD_SEL KCXP-9-114
 Vertical Control Table Size KCXP-3-15
 VFG KCXP-1-2
 VID_BRL KCXP-9-80
 VID_SOURCE KCXP-9-54
 VIDEO_2DPM KCXP-9-80
 VIDEO_MASK KCXP-9-61

W

WO KCXP-9-3

X

XFR_PER_INT KCXP-12-18

